

Intro to Processor Architecture
Mid Evaluation Project Report

Topic: Designing a processor using sequential and pipeline architectures.

Team Name: **Disconnected**

Team Members:

Pranav Manu (2020112019)

Rohan Reddy Bodgam (2020102039)

Progress made:

Sequential Hardware Implementation:

The sequential hardware implementation consists of 6 stages.

- 1) Fetch
- 2) Decode
- 3) Execute
- 4) Memory
- 5) Write-Back
- 6) PC update

Fetch:

- The fetch block is the first stage in sequential implementation which reads the given instruction and sends it to the next stage in the required input form.
- Each instruction given will be in the form of 10 bytes from the instruction memory according to the value of the PC in which the first byte is always read as the instruction code and instruction function each read from 4 MSB (bits at position 7 to 4) and 4 LSB (bits at position 3 to 0 where the byte is read from 7 to 0) of the first byte respectively and it is determined to be valid or not depending on the value of the instruction code given. Using the icode, the required length of the instruction is known.

- The second byte is valC or addresses rA and rB depending on icode, and the value of need_regids is set.
- There will also be a 64-bit value PC which gets incremented according to the value of need_regids (if rA and rB are required to carry out the instruction) and need_valC(if valC is required to carry out the instruction) represented in mathematical terms as $valP = PC + need_regids + 8*need_valC$.

Decode:

- The decode stage is done in the register file (RegFile module) which takes the inputs icode, rA and rB.
- The register file stores fifteen registers and the output of the decode stage will be valA and valB whose values will be the values stored in register rA and register rB respectively in most of the instructions given but in some case it may be equal to the register with stack pointer which is 4. Combinational circuit decides the value of srcA, srcB, dstM and dstE.
- The valA and valB will be given as outputs according to the values of icode, rA and rB and the values stored in the 15 registers present in the register file.

Execute:

- The execute stage is the place where the ADD, SUB, AND, XOR operations take place in the ALU according to the values of icode, valA, valB and valC and for some values of icode the condition code is calculated which some of the next stages depend on.
- The output of the execute block is valE and condition code, which is set as a side effect of arithmetic or logical operation.
- ALU_fun wrapper module is used to initialize the cnd depending on the icode value. The condition code registers are updated only at positive edge of clock.

Memory:

- In memory block, the values of valA, valP, valE and valB are taken as inputs and they are written to the memory or read from the memory at certain indexes to get valM as the output.
- Each value in the memory is stored in terms of 8 bits which means the 64-bit values are stored in 8 successive cells of 8 bits each when being written

to the memory and likewise when the memory is being read to get valM, it reads 8 successive cells of 8 bits each and transforms it to a 64-bit value.

- Data is written onto the memory only at positive edge of the clock cycle.
- A data memory wrapper module is used to decide whether reading is required or writing, and from which address. The data in memory is stored in little endian format

Write-back:

In write-back stage, the values of valM or valE will be written/updated in registers rA or rB or 4(stack-pointer) at positive edge of the clock, depending on the instruction code given to execute. The writeback happens in RegFile module

PC update:

After every instruction is completed, the PC gets updated in the PC update stage which will be valP, valC or valM depending on the instruction code given and the condition code acquired in the execute stage for some instructions.

A wrap module is used to initialize all the other modules and provide each module with the correct input signals

Instruction that are given to the processor

1. halt
2. nop
3. cmovXX (XX depends on the function code we give)
4. irmovq
5. rmmovq
6. mrmovq
7. opq
8. jXX
9. call
10. ret
11. pushq
12. popq

Instruction given and output of the instructions:

Set 1:

irmovq 5, 11

irmovq 10, 10

opq 11, 10

irmovq 4294440496 6

rmmovq 10 0(6)

rrmovq 0(6) 8

opq 8 10

halt

Output:

	0 clk=0, PC=	0, valM=	x, valE=	0, valC=	0, valP=	1, valA=	x, valB=
x, icode= 0,	ifun= 0, rA=15, rB=15, need_reg=0, stat=1	250 clk=1, PC=	0, valE=	5, valC=	5, valP=	10, valA=	x, valB=
x, icode= 3,	ifun= 0, rA=15, rB=11, need_reg=1, stat=0	500 clk=2, PC=	0, valE=	5, valC=	5, valP=	10, valA=	x, valB=
x, icode= 3,	ifun= 0, rA=15, rB=11, need_reg=1, stat=0	750 clk=3, PC=	0, valE=	10, valC=	10, valP=	20, valA=	x, valB=
x, icode= 3,	ifun= 0, rA=15, rB=10, need_reg=1, stat=0	1000 clk=4, PC=	0, valE=	10, valC=	10, valP=	20, valA=	x, valB=
x, icode= 3,	ifun= 0, rA=15, rB=10, need_reg=1, stat=0	1250 clk=5, PC=	0, valE=	15, valC=	4294440496, valP=	22, valA=	5, valB=
10, icode= 6,	ifun= 0, rA=11, rB=10, need_reg=1, stat=0	1500 clk=6, PC=	0, valE=	15, valC=	4294440496, valP=	22, valA=	5, valB=
10, icode= 6,	ifun= 0, rA=11, rB=10, need_reg=1, stat=0	1750 clk=7, PC=	0, valE=	65527, valC=	65527, valP=	32, valA=	x, valB=
x, icode= 3,	ifun= 0, rA=15, rB= 6, need_reg=1, stat=0	2000 clk=8, PC=	0, valE=	65527, valC=	65527, valP=	32, valA=	x, valB=
x, icode= 3,	ifun= 0, rA=15, rB= 6, need_reg=1, stat=0	2250 clk=9, PC=	0, valE=	65527, valC=	0, valP=	42, valA=	15, valB=
5527, icode= 4,	ifun= 0, rA=10, rB= 6, need_reg=1, stat=0	2500 clk=10, PC=	0, valE=	65527, valC=	0, valP=	42, valA=	15, valB=
5527, icode= 4,	ifun= 0, rA=10, rB= 6, need_reg=1, stat=0	2750 clk=11, PC=	15, valE=	65527, valC=	0, valP=	52, valA=	x, valB=
5527, icode= 5,	ifun= 0, rA= 8, rB= 6, need_reg=1, stat=0	3000 clk=12, PC=	15, valE=	65527, valC=	0, valP=	52, valA=	x, valB=
15, icode= 6,	ifun= 0, rA= 8, rB=10, need_reg=1, stat=0	3250 clk=13, PC=	0, valE=	30, valC=	x, valP=	54, valA=	15, valB=
15, icode= 6,	ifun= 0, rA= 8, rB=10, need_reg=1, stat=0	3500 clk=14, PC=	0, valE=	30, valC=	x, valP=	54, valA=	15, valB=
x, icode= 0,	ifun= 0, rA=15, rB=15, need_reg=0, stat=1	3750 clk=15, PC=	0, valE=	0, valC=	x, valP=	55, valA=	x, valB=
x, icode= 0,	ifun= 0, rA=15, rB=15, need_reg=0, stat=1	4000 clk=16, PC=	0, valE=	0, valC=	x, valP=	55, valA=	x, valB=
x, icode= 0,	ifun= 0, rA=15, rB=15, need_reg=0, stat=1	4250 clk=17, PC=	0, valE=	0, valC=	x, valP=	55, valA=	x, valB=

Set 2:

irmovq 5, 11

irmovq 10, 10

opq 11, 10

irmovq 0, 6

rmmovq 10, 0(6)

irmovq 10, 4

pushq 10

halt

3500 clk=0, icode=10, ifun= 0, PC=	52, valM=	0, valE=	2, valC=
X, valP=	15, valB=	10, rA=10, rB=15, need_reg=1, stat=0	
3750 clk=1, icode=11, ifun= 0, PC=	54, valM=	15, valE=	10, valC=
X, valP=	2, valB=	2, rA=10, rB=15, need_reg=1, stat=0	
4000 clk=0, icode=11, ifun= 0, PC=	54, valM=	15, valE=	10, valC=
X, valP=	2, valB=	2, rA=10, rB=15, need_reg=1, stat=0	
4250 clk=1, icode= 6, ifun= 0, PC=	56, valM=	0, valE=	25, valC=
X, valP=	15, valB=	10, rA=10, rB= 4, need_reg=1, stat=0	
4500 clk=0, icode= 6, ifun= 0, PC=	56, valM=	0, valE=	25, valC=
X, valP=	15, valB=	10, rA=10, rB= 4, need_reg=1, stat=0	
4750 clk=1, icode= 1, ifun= 0, PC=	58, valM=	0, valE=	0, valC=
X, valP=	x, valB=	x, rA=15, rB=15, need_reg=0, stat=0	
5000 clk=0, icode= 1, ifun= 0, PC=	58, valM=	0, valE=	0, valC=
X, valP=	x, valB=	x, rA=15, rB=15, need_reg=0, stat=0	
5250 clk=1, icode= 0, ifun= 0, PC=	59, valM=	0, valE=	0, valC=
x, valP=	x, valB=	x, rA=15, rB=15, need_reg=0, stat=1	
5500 clk=0, icode= 0, ifun= 0, PC=	59, valM=	0, valE=	0, valC=
x, valP=	x, valB=	x, rA=15, rB=15, need_reg=0, stat=1	
5750 clk=1, icode= 0, ifun= 0, PC=	59, valM=	0, valE=	0, valC=
x, valP=	x, valB=	x, rA=15, rB=15, need_reg=0, stat=1	
6000 clk=0, icode= 0, ifun= 0, PC=	59, valM=	0, valE=	0, valC=
x, valP=	x, valB=	x, rA=15, rB=15, need_reg=0, stat=1	

Set 3:

irmovq 14, 4

call 40

ret

halt

Output:

```
0 clk=0, icode= 0, ifun= 0, PC= 0, valP= 0, valM= x, valE= 0, valC=
0, valP= 1, valA= x, valB= x, rA=15, rB=15, need_reg=0, stat=1
250 clk=1, icode= 3, ifun= 0, PC= 0, valM= 0, valE= 14, valC=
14, valP= 10, valA= x, valB= x, rA=15, rB= 4, need_reg=1, stat=0
500 clk=0, icode= 3, ifun= 0, PC= 0, valM= 0, valE= 14, valC=
14, valP= 10, valA= x, valB= x, rA=15, rB= 4, need_reg=1, stat=0
750 clk=1, icode= 8, ifun= 0, PC= 10, valM= 0, valE= 6, valC=
40, valP= 19, valA= x, valB= 14, rA=15, rB=15, need_reg=0, stat=0
1000 clk=0, icode= 8, ifun= 0, PC= 10, valM= 0, valE= 6, valC=
40, valP= 19, valA= x, valB= 14, rA=15, rB=15, need_reg=0, stat=0
1250 clk=1, icode= 9, ifun= 0, PC= 40, valM= 19, valE= 14, valC=
X, valP= 41, valA= 6, valB= 6, rA=15, rB=15, need_reg=0, stat=0
1500 clk=0, icode= 9, ifun= 0, PC= 40, valM= 19, valE= 14, valC=
X, valP= 41, valA= 6, valB= 6, rA=15, rB=15, need_reg=0, stat=0
1750 clk=1, icode= 0, ifun= 0, PC= 19, valM= 0, valE= 0, valC=
x, valP= 20, valA= x, valB= x, rA=15, rB=15, need_reg=0, stat=1
2000 clk=0, icode= 0, ifun= 0, PC= 19, valM= 0, valE= 0, valC=
x, valP= 20, valA= x, valB= x, rA=15, rB=15, need_reg=0, stat=1
2250 clk=1, icode= 0, ifun= 0, PC= 19, valM= 0, valE= 0, valC=
x, valP= 20, valA= x, valB= x, rA=15, rB=15, need_reg=0, stat=1
2500 clk=0, icode= 0, ifun= 0, PC= 19, valM= 0, valE= 0, valC=
```

Set 4:

irmovq 14, 4

irmovq 6, 8

opq 6 1 4 8

cmovge 4 8

opq 6 0 4 8

jge 38

opq 6 0 4 8

halt 0 0

Output:

0, valP=	1, valA=	x, valB=	x, rA=15, rB=15, need_reg=0, stat=1
250 clk=1, icode= 3, ifun= 0, PC=		0, valM=	0, valE= 14, valC=
14, valP=	10, valA=	x, valB=	x, rA=15, rB= 4, need_reg=1, stat=0
500 clk=0, icode= 3, ifun= 0, PC=		0, valM=	0, valE= 14, valC=
14, valP=	10, valA=	x, valB=	x, rA=15, rB= 4, need_reg=1, stat=0
750 clk=1, icode= 3, ifun= 0, PC=		10, valM=	0, valE= 6, valC=
6, valP=	20, valA=	x, valB=	x, rA=15, rB= 8, need_reg=1, stat=0
1000 clk=0, icode= 3, ifun= 0, PC=		10, valM=	0, valE= 6, valC=
6, valP=	20, valA=	x, valB=	x, rA=15, rB= 8, need_reg=1, stat=0
1250 clk=1, icode= 6, ifun= 1, PC=		20, valM=	0, valE= -8, valC=
42285167298597, valP=	22, valA=	14, valB=	6, rA= 4, rB= 8, need_reg=1, stat=0
1500 clk=0, icode= 6, ifun= 1, PC=		20, valM=	0, valE= -8, valC=
42285167298597, valP=	22, valA=	14, valB=	6, rA= 4, rB= 8, need_reg=1, stat=0
1750 clk=1, icode= 2, ifun= 5, PC=		22, valM=	0, valE= 14, valC=
645220448, valP=	24, valA=	14, valB=	-8, rA= 4, rB= 8, need_reg=1, stat=0
2000 clk=0, icode= 2, ifun= 5, PC=		22, valM=	0, valE= 14, valC=
645220448, valP=	24, valA=	14, valB=	-8, rA= 4, rB= 8, need_reg=1, stat=0
2250 clk=1, icode= 6, ifun= 0, PC=		24, valM=	0, valE= 28, valC=
9845, valP=	26, valA=	14, valB=	14, rA= 4, rB= 8, need_reg=1, stat=0
2500 clk=0, icode= 6, ifun= 0, PC=		24, valM=	0, valE= 28, valC=
9845, valP=	26, valA=	14, valB=	14, rA= 4, rB= 8, need_reg=1, stat=0
2750 clk=1, icode= 7, ifun= 5, PC=		26, valM=	0, valE= 0, valC=
38, valP=	35, valA=	x, valB=	x, rA=15, rB=15, need_reg=0, stat=0
3000 clk=0, icode= 7, ifun= 5, PC=		26, valM=	0, valE= 0, valC=
38, valP=	35, valA=	x, valB=	x, rA=15, rB=15, need_reg=0, stat=0
3250 clk=1, icode= 6, ifun= 0, PC=		38, valM=	0, valE= 42, valC=
X, valP=	40, valA=	14, valB=	28, rA= 4, rB= 8, need_reg=1, stat=0
3500 clk=0, icode= 6, ifun= 0, PC=		38, valM=	0, valE= 42, valC=
X, valP=	40, valA=	14, valB=	28, rA= 4, rB= 8, need_reg=1, stat=0
3750 clk=1, icode= 0, ifun= 0, PC=		40, valM=	0, valE= 0, valC=