

Reproducing Confidential LLM Inference: A Performance Study of CPU Trusted Execution Environments

Raisson Adrian Grangeiro Souto
Universidade Federal de Campina Grande
Campina Grande, Paraíba, Brazil
raisson.souto@copin.ufcg.edu.br

Abstract

Large Language Models (LLMs) are increasingly deployed on cloud infrastructure where they process sensitive and proprietary data, raising significant concerns about model intellectual property theft and user data confidentiality. Trusted Execution Environments (TEEs) have emerged as a practical mechanism for end-to-end confidential LLM inference, offering hardware-enforced memory isolation with manageable performance overhead. This paper presents a reproduction study of Chrapek et al. [3], which originally characterized LLM inference performance and cost across CPU and GPU TEEs. We focus on reproducing the CPU TEE results for the Llama2 7B model, comparing Intel Software Guard Extensions (SGX) via the Gramine library OS and Intel Trust Domain Extensions (TDX) against a conventional virtual machine (VM) baseline. Our experimental design is multifactorial with 30 repetitions per configuration, varying batch sizes (1 and 64) and input sequence lengths (128, 512, and 2048 tokens), with Advanced Matrix Extensions (AMX) acceleration disabled to isolate the overhead contribution of the TEE mechanism itself. The central claim under examination is whether CPU TEEs impose less than 10% throughput overhead on LLM inference, and whether this bound holds on hardware distinct from the original study's Intel Xeon platforms.

CCS Concepts

• **Security and privacy** → **Trusted computing bases**; • **Computing methodologies** → *Machine learning*; • **Information systems** → *Cloud computing*.

Keywords

Confidential Computing; Trusted Execution Environments; Large Language Models; Intel SGX; Intel TDX

1 Introduction

Large Language Models (LLMs) have become essential infrastructure across industries ranging from healthcare to financial analysis [9], yet their computational demands make on-premises deployment impractical for most organizations. LLM workloads are consequently migrated to Cloud Service Providers, where they routinely handle sensitive data: patient records, confidential legal documents, and proprietary financial analyses [3]. This exposes them to threats from malicious insiders, adversarial co-tenants, and compromised hypervisors, with breaches carrying severe financial consequences given that model training costs can reach tens of millions of dollars [3].

The security research community has explored three primary classes of protection mechanisms for LLM deployments in adversarial cloud environments. *Machine learning-based methods*, including

model watermarking and ownership verification schemes, operate post-hoc, detecting IP theft after it has occurred rather than actively preventing unauthorized access. These methods also fail to protect the confidentiality of user prompts. *Cryptographic methods*, such as Homomorphic Encryption (HE) [1] and Secure Multi-Party Computation (MPC), provide strong provable security guarantees but impose performance overheads of up to four orders of magnitude, making them intractable for the compute-intensive inference workloads of modern LLMs. *Confidential Computing* via Trusted Execution Environments (TEEs) addresses both limitations: it actively enforces trust boundaries through hardware isolation and provides cryptographic attestation, with overheads substantially lower than cryptographic alternatives [6].

TEEs establish a *secure enclave*, a hardware-protected memory region inaccessible to the operating system, hypervisor, or co-tenants, and support *remote attestation*, allowing remote parties to verify the integrity and authenticity of the executing software. Two dominant strategies exist for CPU-based TEEs in cloud deployments. *Process-based TEEs*, exemplified by Intel Software Guard Extensions (SGX) [4], protect individual processes within an encrypted Enclave Page Cache (EPC), with overhead arising from EPC paging, enclave transitions, and memory integrity verification. *VM-based TEEs*, exemplified by Intel Trust Domain Extensions (TDX) [2], protect an entire virtual machine using a hardened KVM hypervisor, offering a broader trust boundary and simpler deployment at the cost of an additional virtualization performance penalty.

Chrapek et al. [3] conducted the first comprehensive study of LLM inference performance and cost across both CPU and GPU TEEs. Their evaluation runs full Llama2 (7B, 13B, 70B) inference pipelines within Intel SGX and TDX on two Intel Xeon server platforms, using Intel Extension for PyTorch (IPEX) [5] as the best-performing inference framework. A complementary GPU TEE evaluation is conducted on an NVIDIA H100 NVL instance from Microsoft Azure. From this evaluation, the authors derive 12 key insights. Among the most significant: CPU TEEs impose throughput overheads below 10% and latency overheads below 20%, further mitigated by Advanced Matrix Extensions (AMX) acceleration. TDX is considerably easier to deploy than SGX but incurs a higher virtualization tax of 1–5% on top of the baseline overhead, and for small LLMs at low batch sizes, CPU TEEs can be more cost-effective than confidential GPU counterparts.

Reproducibility is a cornerstone of scientific progress, yet systems research results are frequently sensitive to hardware microarchitecture, software versions, and infrastructure configuration. This paper reproduces the findings of Chrapek et al. [3] on independent

Table 1: Experimental factors and their levels.

Factor	Levels
Execution environment	VM (baseline), SGX, TDX
Batch size	1, 64
Input sequence length	128, 512, 2048 tokens

hardware, using their released artifacts,¹ to assess whether the reported overhead bounds generalize beyond the specific platforms of the original study. The evaluation compares Intel SGX via the Gramine library OS and Intel TDX against a conventional VM baseline for Llama2 7B, across batch sizes of 1 and 64 and input lengths of 128, 512, and 2048 tokens, with 30 repetitions per configuration.

1.1 Research Questions

This reproduction study is guided by the following research questions:

- **RQ1:** Do CPU TEEs (Intel SGX, Intel TDX) impose less than 10% throughput overhead relative to a non-TEE VM baseline for Llama2 7B inference on independent hardware?
- **RQ2:** Does the relative throughput/latency overhead of CPU TEEs diminish as batch size and input sequence length increase?

RQ1 tests whether the original study’s central overhead bound generalizes to hardware distinct from the Intel Xeon platforms used by Chrapek et al. RQ2 tests whether the overhead-amortization trend reported in the original work reproduces in this environment. Section 2 describes the experimental methodology, and Section 3 reports how the collected evidence answers RQ1 and RQ2.

2 Methodology

2.1 Scope

This study re-executes the experiment of Chrapek et al. [3] using their released codebase, focusing on CPU TEE results for **Llama2 7B** [7] across three execution environments: a conventional VM (baseline), Intel SGX via Gramine [8], and Intel TDX. GPU TEE experiments are not reproduced, as the CPU results constitute the primary empirical contribution of the original study. Batch sizes of 1 and 64 and input lengths of 128, 512, and 2048 tokens are selected to span the behavioral regimes identified in the original work. AMX acceleration is disabled throughout to isolate baseline TEE overhead, and all experiments use bfloat16 precision.

2.2 Experimental Design

The study follows a **multifactorial design** across execution environment, batch size, and input sequence length. Table 1 summarizes the factors and levels.

This yields $3 \times 2 \times 3 = 18$ configurations, each with **30 independent repetitions** (540 runs total). Output length is fixed at 128 tokens with greedy decoding. Overheads are computed relative to the VM baseline within each factor combination.

¹<https://github.com/spcl/confidential-llms-in-tees>

Independent variables: execution environment (VM, SGX, TDX), batch size (1, 64), and input sequence length (128, 512, 2048 tokens).

Dependent variables: throughput (tokens/s), next-token latency (ms), CPU utilization (%), peak memory utilization (GB), and estimated cloud cost (\$/million tokens). Medians across repetitions are reported for all metrics.

These variables directly instrument the two research questions from Section 1.1: throughput and latency, expressed as overhead relative to the VM baseline, instrument **RQ1**; their variation across the batch-size and input-length factor levels instruments **RQ2**.

2.3 Infrastructure and Software Stack

All environments run on Linux VMs with 16 vCPUs, 64 GB RAM, and Ubuntu 24.04 LTS, provisioned via Scontain confidential computing infrastructure or Microsoft Azure. The software stack follows the original study [3]: IPEx [5] 2.x for inference, PyTorch 2.x with Hugging Face Transformers 4.x for model loading, Gramine [8] as the SGX runtime, and TCMalloc as the memory allocator. Llama2 7B is loaded in bfloat16 without quantization, with synthetic workloads generating at least 1,000 output tokens per repetition to obtain stable throughput estimates.

2.4 Differences from the Original Study

Table 2 summarizes the main differences between the original study and this reproduction. The narrower scope reflects resource availability rather than methodological disagreement; the selected configurations are sufficient to evaluate the original study’s central performance claims.

Results and analysis are presented in the subsequent sections.

3 Results and Discussion

The measurement matrix described in Section 2 has been executed on the Azure confidential-computing VMs: 13 of the 18 configurations completed all 30 repetitions and were parsed into the consolidated CSV published with the artifacts (Section 6). The five missing cells are batch-64 runs with 512-token (SGX, TDX) and 2048-token (all three environments) inputs, which were killed by out-of-memory conditions — inside the SGX enclave (DefaultCPUALlocator: can’t allocate memory) and by the host OOM killer for the baseline and TDX arms. Figures 1, 2, 4, and 5 present the collected data. [PLACEHOLDER] Table 3 and the interpretation paragraphs below remain to be finalized from the CSV.

3.1 Throughput and Latency Overhead (RQ1)

Table 3 reports, for each of the 18 configurations (3 execution environments $\times$ 2 batch sizes $\times$ 3 input lengths, 30 repetitions each), the median throughput, median next-token latency, and the resulting overhead relative to the VM baseline within the same batch size/input length cell. Figure 1 shows the median throughput and relative overhead at 128-token inputs — the only input length at which all three environments completed both batch sizes.

[PLACEHOLDER — RQ1 interpretation] Once populated, this paragraph will state whether the overhead column in Table 3

Table 2: Comparison between the original study and this reproduction.

Aspect	Original Study	This Reproduction
Models	Llama2 7B/13B/70B, Llama3 8B, Mistral 7B, Gemma 7B	Llama2 7B only
Execution environments	Bare metal, VM, Intel SGX, Intel TDX, NVIDIA H100 cGPU	VM (baseline), Intel SGX, Intel TDX (no bare metal, no GPU TEE)
Batch sizes	1–512	1, 64
Input lengths	32–2048 tokens	128, 512, 2048 tokens
AMX acceleration	Enabled and disabled (comparative analysis)	Disabled only
Data types	bfloat16 and int8	bfloat16 only
Hardware	Intel Xeon Gold 6530 (32 cores) and Intel Xeon Platinum 8580 (60 cores)	Intel-compatible VM, 16 vCPUs, 64 GB RAM
Repetitions	Not specified	30 per configuration
GPU TEE evaluation	NVIDIA H100 NVL (Azure, ≈\$30K/month)	Not included

Table 3: Median throughput, latency, and overhead relative to the VM baseline, by configuration (TBD: pending experiment execution).

Environment	Batch	Input (tok)	Throughput (tok/s)	Latency (ms)	Overhead (%)
VM (baseline)	1	128	TBD	TBD	—
		512	TBD	TBD	—
		2048	TBD	TBD	—
	64	128	TBD	TBD	—
		512	TBD	TBD	—
		2048	TBD	TBD	—
SGX (Gramine)	1	128	TBD	TBD	TBD
		512	TBD	TBD	TBD
		2048	TBD	TBD	TBD
	64	128	TBD	TBD	TBD
		512	TBD	TBD	TBD
		2048	TBD	TBD	TBD
TDX	1	128	TBD	TBD	TBD
		512	TBD	TBD	TBD
		2048	TBD	TBD	TBD
	64	128	TBD	TBD	TBD
		512	TBD	TBD	TBD
		2048	TBD	TBD	TBD

stays below the 10% bound reported by Chrapek et al. [3] for both Intel SGX and Intel TDX on this reproduction’s hardware, or whether it exceeds that bound, directly answering RQ1.

3.2 Effect of Batch Size and Input Length (RQ2)

Figure 2 shows the throughput distributions across the full factor space, generated from the consolidated CSV by the scripts in `CPU/processing/`.

[PLACEHOLDER — RQ2 interpretation] Once populated, this paragraph will state whether Figure 2 shows the overhead-amortization trend reported in the original study — i.e., relative overhead shrinking as batch size and input length grow — or whether the trend does not reproduce on this hardware, directly answering RQ2.

3.3 Estimated Cost

Figures 4 and 5 combine the measured throughput with the original artifact’s cost model to estimate the cost of generating one million tokens in each environment; Figure 3 shows the pricing efficiency of the two VM families, for context on the price asymmetry between the SGX- and TDX-capable instances. **[PLACEHOLDER — cost interpretation]** Once finalized, this paragraph will discuss whether CPU TEEs remain cost-competitive with the confidential-GPU reference at low batch sizes, as claimed by the original study.

3.4 Key Findings

[PLACEHOLDER — to be completed once data collection finishes]




Figure 1: Median throughput at 128-token inputs, by batch size and execution environment (30 repetitions; error bars span the observed range). Labels give the throughput reduction of SGX and TDX relative to the VM baseline.

- **RQ1:** TBD — whether the $<10\%$ throughput overhead bound holds for both SGX and TDX on independent hardware.
- **RQ2:** TBD — whether relative overhead diminishes with larger batch sizes and longer input sequences, consistent with the original study.

4 Threats to Validity

Internal validity. Measurements are taken on shared cloud/virtualized infrastructure (Scontain or Microsoft Azure), so noisy-neighbor effects from co-located tenants and CPU frequency/turbo-boost variability across repetitions could inflate variance independent of the TEE mechanism under test. This is mitigated by taking 30 repetitions per configuration and reporting medians, and by pinning all environments to the same Docker image (ipex-llm:2.3.100) and the same 16-vCPU core binding, so that software version drift does not confound the environment factor.

External validity. The reproduction hardware (a 16-vCPU, 64GB VM on Scontain or Azure) differs from the original study’s Intel Xeon Gold 6530 and Platinum 8580 server platforms, which may have different SGX EPC sizes, TDX virtualization stacks, and AMX/AVX-512 microarchitectural behavior even with AMX disabled. The factor space is also narrower than the original study’s, as summarized in Table 2: only Llama2 7B is evaluated (no 13B/70B, Llama3, Mistral, or Gemma), no bare-metal baseline is included, and GPU TEEs are out of scope. Conclusions drawn here therefore generalize to this specific model size and hardware class, not to the full space covered by the original study.

Construct validity. Throughput and next-token latency are used as proxies for “performance overhead,” following the original study’s definition; reporting only medians across 30 repetitions may obscure tail-latency behavior that matters for latency-sensitive deployments. The synthetic, fixed-length workloads (128/512/2048 input tokens, 128 output tokens, greedy decoding) may not reflect the input-length distribution or decoding strategy of production LLM serving traffic.

Conclusion validity. [PLACEHOLDER] This paragraph will state whether overhead differences between environments are assessed with a formal statistical test (e.g., a non-parametric test across the 30 repetitions) or only via descriptive medians; if the latter, that is noted here as a limitation on the strength of the RQ1/RQ2 conclusions.

5 Conclusion

This paper set out to reproduce the CPU TEE performance evaluation of Chrapek et al. [3] on hardware independent from the original study, comparing Intel SGX (via Gramine) and Intel TDX against a conventional VM baseline for Llama2 7B inference across a range of batch sizes and input lengths. [PLACEHOLDER — RQ verdict] Once the measurement matrix in Section 3 is complete, this paragraph will state whether RQ1’s $<10\%$ throughput overhead bound and RQ2’s overhead-amortization trend hold on independent hardware, and will discuss the implications for practitioners deciding between SGX- and TDX-based confidential LLM deployments.

Beyond the specific overhead figures, this reproduction contributes an independent data point on the hardware-sensitivity of confidential-computing performance claims for LLM inference — a question of practical importance given how frequently such workloads are deployed on infrastructure the original researchers never had access to. Future work includes extending this reproduction to the GPU TEE scenario (NVIDIA H100 confidential computing) and to larger model sizes (13B, 70B), both left out of the present scope for resource reasons (Table 2).

6 Reproducibility

All artifacts of this reproduction are public in a fork of the original study’s repository:

<https://github.com/raissonsouto/confidential-llms-in-tees> (branch develop)

What is available. The fork contains (i) the benchmark scripts and the patches applied on top of the original artifact, with the third-party dependencies (IPEX, Gramine, Canonical TDX tooling) pinned as submodules; (ii) AZURE.md, a step-by-step runbook to provision the cloud infrastructure; (iii) the top-level README.md with the end-to-end experiment instructions; and (iv) the results/ directory with the raw benchmark logs of every arm (one folder per arm, including lscpu, lshw, and numactl hardware snapshots), the consolidated results.csv with per-iteration latencies generated by CPU/processing/run_parser.py, and the figures of Section 3 together with the plotting scripts (CPU/processing/) that produce them. The $\LaTeX$ source of this paper is in paper/. Runs that failed (e.g., out-of-memory at batch 64 with long inputs) are published as-is, since the failure modes are themselves findings.

How to reproduce. (1) Provision the two VMs following AZURE.md; (2) on each VM, follow the README.md common setup (clone, initialize submodules, apply patches, run host_setup.sh, and build the Docker image); (3) run the baseline and TDX arms with ./run.sh baseline and ./run.sh tdx, and the SGX arm with sgx_setup.sh followed by run_sgx_sweep.sh (from CPU/); (4) parse the logs with run_parser.py to obtain the CSV used in the analysis.

Required resources. Two Azure VMs: Standard_DC16s_v3 (16 vCPUs, 128 GB, Ice Lake; hosts the baseline and SGX arms) and




Figure 2: Throughput distributions over 30 repetitions for each execution environment, input length (columns), and batch size (rows). Annotations give median relative throughput differences between environments. Batch-64 panels at 512 and 2048 input tokens are marked OOM: fewer than three environments completed (Section 3).




Figure 3: Azure pay-as-you-go pricing efficiency (vCPUs per US\$ per hour) of the two VM families used, fetched from the Azure Retail Prices API: DCsv3 (baseline and SGX arms) and DCesv6 (TDX arm).

Standard_DC16es_v6 (16 vCPUs, 64 GB, Emerald Rapids; hosts the TDX arm), both on Ubuntu 24.04 with a 128 GB OS disk. Provisioning requires vCPU quota for the DCsv3 and DCesv6 families (default quota is zero on new subscriptions) and a Hugging Face token with the Llama-2 license accepted. At roughly US\$1.5–2 per VM-hour, one full sweep per arm takes several hours, dominated by the batch-64 configurations.

AI Usage Disclosure

The author used Claude Code (Claude, Anthropic) as an assistant throughout this project: diagnosing and patching the original artifact’s build and benchmark scripts, drafting the provisioning run-book, analyzing benchmark logs, generating the consolidated results CSV, and revising the documentation and the $\text{\LaTeX}$ source of this paper. All experimental design decisions, the execution of the experiments, and the validation of results and text remain the author’s; the author reviewed all AI-assisted output and takes full responsibility for the content of this paper and its artifacts.

References

- [1] Abbas Acar, Hidayet Aksu, A. Sencuk Uluagac, and Mauro Conti. 2018. A Survey on Homomorphic Encryption Schemes: Theory and Implementation. *Comput. Surveys* 51, 4 (2018), 79:1–79:35.
- [2] Po-Chang Cheng, Wojciech Ozga, Enrique Valdez, Salman Ahmed, Zhongshu Gu, Hani Jamjoom, Hubertus Franke, and James Bottomley. 2024. Intel TDX Demystified: A Top-Down Approach. *Comput. Surveys* 56, 9 (2024), 238:1–238:33.
- [3] Marcin Chrapek, Marcin Copik, Etienne Mettaz, and Torsten Hoefler. 2025. Confidential LLM Inference: Performance and Cost Across CPU and GPU TEEs. <https://arxiv.org/abs/2509.18886>. arXiv:2509.18886 [cs.PF]
- [4] Victor Costan and Srinivas Devadas. 2016. Intel SGX Explained. arXiv:1702.01432
- [5] Intel Corporation. 2024. Intel® Extension for PyTorch. <https://github.com/intel/intel-extension-for-pytorch>. Accessed: 2026.
- [6] Fan Mo, Zahra Tarkhani, and Hamed Haddadi. 2024. Machine Learning with Confidential Computing: A Systematization of Knowledge. *Comput. Surveys* 56, 11 (2024), 281:1–281:40.
- [7] Hugo Touvron, Louis Martin, Kevin Stone, Peter Albert, Amjad Almahairi, Yasmine Babaei, Nikolay Bashlykov, Soumya Batra, Prajjwal Bhargava, Shruti Bhosale, et al. 2023. Llama 2: Open Foundation and Fine-Tuned Chat Models. arXiv:2307.09288 [cs.CL]




Figure 4: Measured throughput (top) and estimated cost per million generated tokens (bottom) at 128-token inputs, by batch size, using the original artifact’s Azure cost model (per-vCPU and per-GB-of-RAM hourly rates). The horizontal line is the confidential H100 (cGPU) estimate from the same model.

- [8] Chia-Che Tsai, Donald E. Porter, and Mona Vij. 2017. Graphene-SGX: A Practical Library OS for Unmodified Applications on SGX. In *2017 USENIX Annual Technical Conference (USENIX ATC'17)*. USENIX Association, 645–658.
- [9] Wayne Xin Zhao, Kun Zhou, Junyi Li, Tianyi Tang, Xiaolei Wang, Yupeng Hou, Yingqian Min, Beichen Zhang, Junjie Zhang, Zican Dong, et al. 2023. A Survey of Large Language Models. arXiv:2303.18223

batch = 1, Llama-2-7B, bf16, 16 vCPUs




Figure 5: Measured throughput (top) and estimated cost per million generated tokens (bottom) at batch size 1, by input length, using the same cost model as Figure 4.