Assignment Problem: Combinational (ALU OP)circuit using Verilog

Category: A,B,C Word Size = 6

ALU Operations = XOR AND OR ((A xor B) and (A or B)),SHR

Solution:

Github repo

Video:

Have you uploaded the video?	YES
Check List 1: Have you explained the design using testbenches to prove that your circuit is working correctly and giving correct results?	YES
Check List 2: Have you shown full synthesis results showing all the required info including RTL Synthesis, RTL Floorplan, RTL Power Analysis, GDS and Heatmap (for details, see assignment template doc)?	YES

HDL Code:

Check List: Have you added all the modules written in verilog including ALU, ALU_OP1, ALU_OP2, CONTROLLER, TOP, TOP_TESTBENCH,	YES
ALU_TESTBENCH, CONTROLLER_TESTBENCH?	

ALU

```
module ALU (
  input wire [5:0] A, B,
                                  // 6-bit inputs A and B
  input wire OP,
                                 // 1-bit operation code
  output reg [5:0] R,
                                 // 6-bit result
  output wire CF,
                                 // Carry flag
  output wire SF,
                                 // Sign flag
  output wire ZF
                                 // Zero flag
);
  wire [5:0] R_XANDOR;
                                 // Result from XANDOR module
  wire [5:0] R_SHR;
  // Instantiate modules
  ALU XOR AND OR 6bit XANDOR1 (
      .A(A),
      .B(B),
       .result(R_XANDOR)
```

```
);
  ALU SHR 6bit SHR1 (
       .in(A),
       .shift(B[2:0]),
       .out(R SHR)
   );
  // Operation selection
  always @(*) begin
      case (OP)
          1'b0: begin
              R = R XANDOR; // XANDOR
          end
          1'b1: begin
              R = R_SHR; // SHR
          end
          default: begin
              R = 6'b000000; // Default case
           end
      endcase
  end
  // Flag assignments
  assign CF = 1'b0;
                                       // No carry for XANDOR or SHR
                                        // Sign flag: MSB of result
  assign SF = R[5];
  assign ZF = ~(R[5] | R[4] | R[3] | R[2] | R[1] | R[0]); // Zero
flag: NOR of result bits
endmodule
```

ALU OP1

ALU OP2

```
module ALU SHR 6bit (
 input wire [2:0] shift, // 3-bit input shift
 output reg [5:0] out // 6-bit output
);
 always @(*) begin
    case (shift)
      3'b000: out = in;
                                        // No shift
       3'b001: out = {1'b0, in[5:1]};
                                      // Right shift by 1 bit
      3'b010: out = {2'b00, in[5:2]};
                                       // Right shift by 2 bits
       3'b011: out = {3'b000, in[5:3]};
                                       // Right shift by 3 bits
       3'b100: out = {4'b0000, in[5:4]}; // Right shift by 4 bits
       3'b101: out = {5'b00000, in[5]};
                                      // Right shift by 5 bits
       3'b110: out = 6'b000000;
                                       // Right shift by 6 bits
(all zeros)
       3'b111: out = 6'b000000;
                                       // Right shift by 7 bits
(all zeros)
    endcase
 end
endmodule
```

```
module top
  input wire clk,reset,
  output wire [5:0]result,
  output wire flag_zero
wire [5:0]A,B;
wire OP;
wire [5:0] R_result;
controller controller1(
  .clk(clk),
  .reset(reset),
  .A(A),
  .B(B),
   OP (OP)
);
ALU datapath1(
  .A(A),
  .B(B),
  .OP(OP),
  .result(R_result),
   .ZF(R_ZF)
assign result=R_result;
assign flag_zero=~R_ZF;
endmodule
```

CONTROLLER

```
module controller(
     input wire clk,reset,
     output reg [5:0]A,B,
     output reg OP
reg [2:0]pstate,nstate;
parameter[2:0]START= 3'b000, //state
                ONE= 3'b001,
                 TWO= 3'b010,
                 THREE=3'b011,
                 FINISH=3'b100;
//state Register
always @(posedge clk or posedge reset)
begin
     if(reset)
     pstate <= START;</pre>
     else
     pstate <= nstate;</pre>
end
//Next state and Outputs
always @(*) begin
     A=6'b000000;
     B=6'b000000;
     OP=1 'b0;
     nstate=pstate;
     case (pstate)
     START:
     begin
          nstate = ONE;
          end
     ONE:
     begin
           end
     TWO:
     begin
           end
```

```
THREE:
     begin
           nstate = FINISH;
     FINISH:
     begin
          nstate = FINISH;
           end
     default
     : begin
           nstate = START;
     endcase
end
// Output logic
     always @(*) begin
     case (pstate)
           ONE: begin
                A = 6'b101010; // Example values
                B = 6'b010101;
                OP = 1'b0; //XOR AND OR
                nstate = TWO;
           end
           TWO: begin
                A = 6'b111100;
                B = 6'b000011;
                OP = 1'b0; //XOR AND OR
                nstate = THREE;
           end
           THREE: begin
                A = 6'b100001; // SHR
                B = 6'b0000000;
                OP = 1'b1; //
                nstate=FINISH;
           end
           FINISH: begin
                nstate=START;
           end
           default:nstate=START;
     endcase
     end
endmodule
```

```
Top Testbench
`timescale 1ns/1ns
module top_tb;
reg clk,reset;
wire [5:0]result;
wire flag_zero;
top uut (
  .clk(clk),
  .reset(reset),
  .result(result),
  .flag_zero(flag_zero)
);
initial begin
  clk=0;
  forever #5 clk=~clk
end
initial begin
  $dumpfile("top_test.vcd");
  $dumpvars(0,top_tb);
              #10
  reset=1;
  reset=0;
             #15
              #20
  reset=1;
  reset=0; #100
  $finish
end
endmodule
```

Controller_Testbench

```
`timescale 1ns/1ns
module controller tb;
reg clk, reset;
wire [5:0] A, B;
wire OP;
controller uut(
  .clk(clk),
  .reset(reset),
  .A(A),
  .B(B),
  OP (OP)
);
initial begin
  clk = 0;
  forever #5 clk = ~clk;
end
initial begin
  $dumpfile("Controller_test.vcd");
  $dumpvars(0, controller_tb);
  reset = 1;
                #10;
  reset = 0;
                #100;
  $finish;
end
endmodule
```

ALU_Testbench


```
// Instantiate ALU module
 ALU uut (
      .A(A),
      .B(B),
      .OP(OP),
      .R(R),
      .CF(CF),
      .SF(SF),
      .ZF(ZF)
 );
  // Dump file setup and test procedure
 initial begin
      $dumpfile("alu_test.vcd"); // Output VCD file
      $dumpvars(0, ALU_tb); // Dump all variables in the testbench
     // Initialize inputs
     A = 6'b000000;
     B = 6'b0000000;
     OP = 1'b0;
      // Test XANDOR operation (OP = 0)
      $display("\nTesting XOR AND OR Operation ((A XOR B) AND (A OR
B)):");
     A = 6'b101010; B = 6'b010101; OP = 1'b0; // Test case 1
      #10 $display("XOR AND OR: A=%b, B=%b, R=%b, SF=%b, ZF=%b", A, B,
R, SF, ZF);
      // Test SHR operation (OP = 1)
      $display("\nTesting SHR Operation (Right Shift):");
      A = 6'b101011; B = 3'b001; OP = 1'b1; // Shift by 1
      #10 $display("SHR by 1: A=%b, shift=%d, R=%b, SF=%b, ZF=%b", A,
B[2:0], R, SF, ZF);
      #10 $finish;
 end
endmodule
```

RTL Timing Diagram:

Check List: Have you added all the timing diagrams of ALU_TESTBENCH, CONTROLLER_TESTBENCH, TOP_TESTBENCH?

NO Only ALU_TEST BENCH

Alu_tb.v



Controller

```
raesalghul@raesalghul: ~/Downloads/circuit-assignment/circuit-assignment
raesalghul@raesalghul:~/Downloads/circuit-assignment/circuit-assignment$
raesalghul@raesalghul:~/Downloads/circuit-assignment/circuit-assignment$
alu op.vvp
               ALU.v
                                     controller test.vvp top tb.v
ALU SHR 6bit.v ALU_XOR_AND_OR_6bit.v controller.v
                                                         top.v
ALU tb.v
               controller tb.v
                                     MAKEFILE
alu_test.vcd
               Controller_test.vcd
                                     README.md
raesalghul@raesalghul:~/Downloads/circuit-assignment/circuit-assignment$
g -o controller_test.vvp controller_tb.v controller.v
controller_tb.v:8: warning: Port 5 (OP) of controller expects 2 bits, got
                         : Padding 1 high bits of the port.
controller tb.v:8:
raesalghul@raesalghul:~/Downloads/circuit-assignment/circuit-assignment$ \
troller test.vvp
VCD info: dumpfile Controller_test.vcd opened for output.
controller tb.v:33: $finish called at 100 (1ns)
controller_test.vcd
GTKWave Analyzer v3.3.116 (w)1999-2023 BSI
Error opening .vcd file 'controller_test.vcd'.
Why: No such file or directory
raesalghul@raesalghul:~/Downloads/circuit-assignment/circuit-assignment$
```

Top

```
_libc_pthread_init, version GLIBC_PRIVATE
 aesalghul@raesalghul:~/Downloads/circuit-assignment/circuit-assignment$ iverilog -o top test.vvp t
p tb.v top.v controller.v ALU.v ALU XOR AND OR 6bit.v ALU SHR 6bit.v
top.v:4: syntax error
top.v:1: Errors in port declarations.
controller.v:1: error: Module definition controller cannot nest into module controller.
ALU.v:1: error: Module definition ALU cannot nest into module controller.
ALU XOR AND OR 6bit.v:1: error: Module definition ALU XOR AND OR 6bit cannot nest into module contro
ALU SHR 6bit.v:1: error: Module definition ALU SHR 6bit cannot nest into module controller.
ALU SHR 6bit.v:22: syntax error
I give up.
raesalghul@raesalghul:~/Downloads/circuit-assignment/circuit-assignment$
raesalghul@raesalghul:~/Downloads/circuit-assignment/circuit-assignment$ vvp top test.vvp
top_test.vvp: Unable to open input file.
raesalghul@raesalghul:~/Downloads/circuit-assignment/circuit-assignment$ gtkwave top test.vcd
gtkwave: symbol lookup error: /snap/core20/current/lib/x86_64-linux-gnu/libpthread.so.0: undefined
```

RTL Synthesis (130nm Skywater PDK with OpenLane toolchain):


Check List: Have you added RTL synthesis summary, RTL synthesized	YES
design figure and Standard cell usage in synthesized design?	


RTL synthesis summary

```
1 110. Printing statistics.
2
3 === ALU ===
5
     Number of wires:
                                       48
6
     Number of wire bits:
                                       63
     Number of public wires:
7
                                       7
     Number of public wire bits:
8
                                      22
9
     Number of ports:
                                       7
     Number of port bits:
                                       22
10
     Number of memories:
11
                                        0
12
     Number of memory bits:
                                        0
     Number of processes:
13
     Number of cells:
                                       50
14
```

RTL synthesized design figure (Following figure is showing what info need to be shown /Just copy paste these figures)

There will be 2 figures in 2 .dot files in the synthesis folder. Show them both.





Standard cell usage in synthesized design (Following table is showing what info need to be shown /Just copy paste these info from terminal here)

15	sky130_fd_sc_hda21bo_2	2
16	sky130_fd_sc_hda22oi_2	1
17	sky130_fd_sc_hda31o_2	2
18	sky130_fd_sc_hda32o_2	3
19	sky130_fd_sc_hda41o_2	1
20	sky130_fd_sc_hdand2b_2	2
21	sky130_fd_sc_hdand3_2	2
22	sky130_fd_sc_hdand4_2	1
23	sky130_fd_sc_hdand4b_2	1
24	sky130_fd_sc_hdand4bb_2	2
25	sky130_fd_sc_hdbuf_2	1
26	sky130_fd_sc_hdconb_1	1
27	sky130_fd_sc_hdinv_2	4
28	sky130_fd_sc_hdmux2_1	1
29	sky130_fd_sc_hdnand2_2	2
30	sky130_fd_sc_hdnor2_2	1
31	sky130_fd_sc_hdnor3_2	2
32	sky130_fd_sc_hdnor4_2	1
33	sky130_fd_sc_hdo21ai_2	2
34	sky130_fd_sc_hdo21ba_2	3
35	sky130_fd_sc_hdo22a_2	3
36	sky130_fd_sc_hdo31a_2	1
37	sky130_fd_sc_hdor2_2	4
38	sky130_fd_sc_hdor3_2	4
39	sky130_fd_sc_hdxor2_2	3
40		

RTL Floorplan (130nm Skywater PDK with OpenLane toolchain)

Check List: Have you added RTL Floorplan info? YES

(Following table is showing what info need to be shown /Just copy paste these info from terminal here)

```
[INFO] Extracting DIE_AREA and CORE_AREA from the floorplan
[INFO] Floorplanned on a die area of 0.0 0.0 50.0 50.0 (µm).
[INFO] Floorplanned on a core area of 5.52 10.88 44.16 38.08 (µm).
Writing metric design_die_bbox: 0.0 0.0 50.0 50.0
Writing metric design_core_bbox: 5.52 10.88 44.16 38.08
Setting global connections for newly added cells...
[INFO] Setting global connections...
Updating metrics...
Count_Acca_
```

RTL Power Analysis (130nm Skywater PDK with OpenLane toolchain)

Check List: Have you added RTL Power Analysis info? YES
--


(Following table is showing what info need to be shown /Just copy paste these info from terminal here)

```
power.rpt
             ~/openlane2/assignment/alu/runs/RUN_2025-06-1...47-11/54-openroad-stapostpnr...
1
3 report_power
5 ======== nom_tt_025C_1v80 Corner ==========================
6
7 Group
                     Internal
                             Switching
                                          Leakage
8
                       Power
                              Power
                                         Power
                                                     Power (Watts)
9 -----
                                ------
10 Sequential
                 0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00
11 Combinational
                1.080277e-05 1.700216e-05 2.737968e-10 2.780520e-05 100.0%
12 Clock
                 0.000000e+00 0.000000e+00 1.522820e-10 1.522820e-10
13 Масго
                 0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00
                                                            0.0%
14 Pad
                 0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00
16 Total
                 1.080277e-05 1.700216e-05 4.260789e-10 2.780535e-05 100.0%
17
                      38.9% 61.1%
                                            0.0%
18
```

GDS Layout (130nm Skywater PDK with OpenLane toolchain)

Check List: Have you added the GDS Layout figure? YES/NO

(Following figure is showing what info need to be shown /Just copy paste these figures)



Heatmap (130nm Skywater PDK with OpenLane toolchain)

Check List: Have you added the heatmap?	YES
NB: Failing to add any required info will cause point penalty (1-2 Marks)	

