

## Experiment-2 : Full Adder

### Objective:

To design a Single bit Full Adder and write a simple test bench for it. The test bench should generate stimulus to completely verify the functionality of the design.

### Tool Used:

Xilinx ISE.

### Theory:

In the case of Full Adder Circuit we have three inputs A, B and Carry In and we will get final output SUM and Carry out. So,  $A + B + \text{CARRY IN} = \text{SUM}$  and CARRY OUT.

### DUT Code:


```
//Design
module fa(input a,b,c, output s,cy);
    assign s = a^b^c; //logic for sum
    assign cy = a&b | b&c | a&c; //logic for carry
endmodule
```

### TB Code:


```
//TB
module tb();
    reg a,b,c; //inputs
    wire s,cy; //outputs
    integer x=0; //error counter
    fa dut(a,b,c,s,cy); // instantiation

    initial begin
        repeat(100) begin //100 tests
            {a,b,c} = $random; //random input stimuli
            #1; //delay to see dut output
            if ({cy,s} != a+b+c) x = x+1; // check if the output is as expected
        end
        if(!x) $display("SUCCESS"); //print success if correct
        else $display("FAILURE"); //print failure is not
    end
endmodule
```

## RTL Diagram:



## Output Waveform:



## Simulation Output:

### Console

ISim P.20131013 (signature 0x7708f090)  
This is a Full version of ISim.  
Time resolution is 1 ps  
Simulator is doing circuit initialization process.  
Finished circuit initialization process.  
SUCCESS

## Result:

The simulation output and the RTL diagram is observed and found to be valid.