



ALGORITHMS FOR FAULT SIMULATION

- F.C.
- Fault dropping



This is called fault dropping
This is required to reduce simulation time.
bcz if n faults are there
 \rightarrow n simulations reqd.

To reduce this simulation time, diff approaches have been proposed:

1) SERIAL FAULT SIMULATION.

- simplest, but time is high
 - based on use of true-value simulator repeatedly
 - first fault free off is recorded
 - & next for each fault model is simulated & compared.
 - capable of detecting all faults.
- $T = m \times t \times n \text{ nectas. (WORST)}$
- $\text{or } \sum_{i=1}^n t \times \Delta t \text{ nectas. (BEST)}$

2) PARALLEL FAULT SIMULATION.

- meant for uniform condition
- exploits parallelism of logical opera
- so it speeds up.

$$\sigma_1 = \rho$$

$$\sigma_2 = 0$$

$$1 - \text{D} - 1 - \text{D} - 1 - \text{D}$$

$$\delta_1 = 1, \quad \delta_2 = 0$$

Normal

$$\delta_1 = 1$$

$$\delta_2 = 0$$

injected fault

$$\alpha_{i1}$$

$$\delta_{20}, \quad A = 1, \quad B = 1,$$


$$\delta_{21}$$

$$\overline{\alpha}_{i1}$$


$$\delta_{22}, \quad \alpha_{i1}$$

$$\delta_{23}$$

$$\overline{\alpha}_{i1}$$



1) \rightarrow injected fault



Assume same delay of gates.

b_0 - fault free

b_1 - fault f_1

b_2 - fault f_2 .

→ p - no of test vectors (N_{vec})

f - no of faults


n - logic gates (Akt size)

$f \propto n$

Complexity $p \times f \times n$
 $\Rightarrow O(pn^2)$

uses m/c word size

→ w is word size $w-1$ // el simulah
 bit wise logic.




If we observe $\textcircled{O_2}$ it detects faults. $S-A-O_f \leftarrow S-A-O_B$

011 - S-A-1 $O/P = 1/0$

000 - S-A-0 $O/P = 0/1$

111 - good response




if all 1's 1/p. $O/P = 0$

if A is S-A-1 then op.

Considering S-A-0 fault at 'j' $O/P = \text{depends}$
what is 1/p at 'A'? $O/P = \text{depends}$
on other 1/p

This requires fault injection.


∴ fault injection deleted S-A-1



false


A B C
1 0 0 fault free.
gives unexpected.

0 1 1 actual Expected
 O/P



- works both for compiled code & event driven

Deductive fault simulation
deduced from fault free sel.



<u>AND</u>	a	b	c	L_c	
	0	0	0	$[L_a \wedge L_b] \cup C_1$	
	0	1	0	$[L_a \wedge \bar{L}_b] \cup G$	faults.
	1	0	0	$[\bar{L}_a \wedge L_b] \cup G$	
	1	1	1	$[L_a \cup L_b] \cup G_0$	

$C_1 - C - SAI$


$C_0 - C - SAO$

Total fault list

$$= [a_1, b_0, c_1]$$


$$L_b = [a_1, b_1]$$

black (fault free)



DEDUCTIVE FAULT SIMULATION:

- based on deducing the possible fault list from a fault free ckt. using a random pattern.
- based on structure of the ckt. which is same for all faults & hence diff. faults deduction can be carried out simultaneously.





$$L_a = [a_0] \quad L_b = [b_0]$$

$$L_e = [a_0, b_0, c_0, e_0] \quad \left[\because L_e = (L_a \cup L_c) \cup e_0 \right]$$

$$L_f = [b_0, d_0] \cup f_1$$

$$L_g = [L_e \cap \overline{L_f}] \cup g_0$$

b_0 dropped as it will invert at one l/p &
give expected of R



∴ in general

AND	A	B	C	FAULT LIST
	0	0	0	$(L_a \cap L_b) \cup C_1$
	0	1	1	$(L_a \cap L_b) \cup C_1$
	1	0	0	$(L_a \cap L_b) \cup C_1$
	1	1	1	$(L_a \cup L_b) \cup C_0$

OR	A	B	C	
	0	0	0	$(L_a \cup L_b) \cup C_1$
	0	1	1	$(L_a \cap L_b) \cup C_0$
	1	0	1	$(L_a \cap L_b) \cup C_0$
	1	1	1	$(L_a \cap L_b) \cup C_0$

MOT	A	C	
	0	1	$L_a \cup C_0$
	1	0	$L_a \cup C_1$

→ fast but need to identify unknown initial state which makes it complex. ∴ (1, 0, X)

Secondly for seq. cks., race conditions with 'X' may be identified as potentially detectable fault.


This can be solved by inserting delay elements. until total delay > delay of combinational logic before being propagated to sequential I/P. (This applies to asyn cks.)

- can be compiled code / event driven → only gate whose value changes needs to be simulated when I/P pattern changes. responds.

CONCURRENT FAULT SIMULATION

Similar to deductive fault simulation but retains info when moving from one pattern to another.


- based on event-driven simulation, not compile code simulation.



STRUCTURE:

ckt is flattened

- ↳ GOOD GATE
- ↳ FAULT LIST
- ↳ BAD GATE (affected gate)



∴ in actual 4 gates will remain off but no fault dropping.

Now consider ~~a=1~~ 1-0 of a

i.e. event at 'a'

∴ we need not proceed with entire simulation but only affected gates.

