LAB 2 - Raja Aadhithan

Design - ALU:

Code:

```
module alu(input [7:0]a,b,
           input [3:0]command_in,
       input oe,
       output [15:0]d_out);
                 ADD = 4'b0000, // Add two 8 bit numbers a and b.
   parameter
         INC = 4'b0001, // Increment a by 1.
         SUB = 4'b0010, // Subtracts b from a.
         DEC = 4'b0011, // Decrement a by 1.
         MUL = 4'b0100, // Multiply 4 bit numbers a and b.( note : 4 bits ? )
         DIV = 4'b0101, // Divide a by b.
         SHL = 4'b0110, // Shift a to left side by 1 bit.
         SHR = 4'b0111, // Shift a to right by 1 bit.
         AND = 4'b1000, // Logical AND operation
         OR = 4'b1001, // Logical OR operation
         INV = 4'b1010, // Logical Negation
         NAND = 4'b1011, // Bitwise NAND
         NOR = 4'b1100, // Bitwise NOR
         XOR = 4'b1101, // Bitwise XOR
         XNOR = 4'b1110, // Bitwise XNOR
         BUF = 4'b1111; // BUF
   //Internal variable used during ALU operation
   reg [15:0]out;
   /*Step1 : Write down the functionality of ALU based on the commands given above.
            *Use arithmetic and logical operators* */
   always@(command_in)
     case(command_in)
            ADD : out <= a+b;
            INC : out <= a+1;</pre>
            SUB : out <= b-a;
            DEC : out <= a-1;
            MUL : out <= a*b;
            DIV : out <= a/b;
            SHL : out <= a<<1;</pre>
            SHR : out <= a>>1;
            AND : out <= a&&b;
            OR : out \langle = a | | b \rangle
            INV : out <= !a;</pre>
```

```
NAND: out <= ~(a&b);
NOR : out <= ~(a|b);
XOR : out <= a^b;
XNOR: out <= ~(a^b);
BUF : out <= a;

endcase
end

//Understand the tri-state logic for actual output
assign d_out = (oe) ? out : 16'hzzzz;
endmodule</pre>
```


Test bench:

```
module alu_tb();
  reg [7:0]a,b;
  reg [3:0]command;
   reg enable;
  wire [15:0]out;
  integer m,n,o;
   //Parameter constants used for displaying the strings during operation
   parameter ADD = 4'b0000, // Add two 8 bit numbers a and b.
       INC = 4'b0001, // Increment a by 1.
       SUB = 4'b0010, // Subtracts b from a.
       DEC = 4'b0011, // Decrement a by 1.
       MUL = 4'b0100, // Multiply 4 bit numbers a and b.
       DIV = 4'b0101, // Divide a by b.
       SHL = 4'b0110, // Shift a to left side by 1 bit.
       SHR = 4'b0111, // Shift a to right by 1 bit.
       AND = 4'b1000, // Logical AND operation
       OR = 4'b1001, // Logical OR operation
       INV = 4'b1010, // Logical Negation
       NAND = 4'b1011, // Bitwise NAND
       NOR = 4'b1100, // Bitwise NOR
       XOR = 4'b1101, // Bitwise XOR
       XNOR = 4'b1110, // Bitwise XNOR
       BUF = 4'b1111; // BUF
   //Internal register for storing the string values
  reg [4*8:0]string cmd;
```

```
alu dut(a,b,command,enable,out);
task initialize();
     a = 8'b0;
     b = 8'b0;
     command = 1'b0;
     enable = 1'b0;
//Tasks used for generating stimulus
task en_oe(input i);
     enable=i;
endtask
task inputs(input [7:0]j,k);
a=j;
b=k;
task cmd (input [3:0]1);
     command=1;
task delay();
#10;
//Process to hold the string values as per the commands.
always@(command)
    case (command)
   ADD : string_cmd = "ADD";
          : string_cmd = "INC";
   INC
         : string_cmd = "SUB";
   SUB
   DEC
         : string_cmd = "DEC";
   MUL
         : string cmd = "MUL";
```

```
DIV
             : string_cmd = "DIV";
       SHL
            : string_cmd = "SHL";
             : string_cmd = "SHR";
       SHR
              : string_cmd = "INV";
       INV
       AND
             : string_cmd = "AND";
       OR
             : string_cmd = "OR";
       NAND : string_cmd = "NAND";
              : string_cmd = "NOR";
       NOR
       XOR
             : string_cmd = "XOR";
       XNOR
            : string_cmd = "XNOR";
       BUF
              : string_cmd = "BUF";
    endcase
   //Process used for generating stimulus by calling tasks & passing values
   initialize;
    en oe(1'b1);
    for(m=0;m<16;m=m+1)</pre>
          for(n=0;n<16;n=n+1)</pre>
                inputs(m,n);
           for(o=0;o<16;o=o+1)
         begin
           command=o;
           delay;
             end
         en_oe(0);
         inputs(8'd20,8'd10);
         cmd(ADD);
         delay;
         en_oe(1);
         inputs(8'd25,8'd17);
         cmd(ADD);
         delay;
         $finish;
   //Process to monitor the changes in the variables
   initial
      $monitor("Input oe=%b, a=%b, b=%b, command=%s, Output out=%b",enable,a,b,string_cmd
,out);
endmodule
```

Wave:



Output:

```
# Input oe=1, a=00001111, b=00001110, command= INC, Output out=000000000010000
# Input oe=1, a=00001111, b=00001110, command= SUB, Output out=111111111111111
# Input oe=1, a=00001111, b=00001110, command= DEC, Output out=000000000001110
# Input oe=1, a=00001111, b=00001110, command= MUL, Output out=0000000011010010
# Input oe=1, a=00001111, b=00001110, command= DIV, Output out=000000000000001
# Input oe=1, a=00001111, b=00001110, command= SHL, Output out=000000000011110
# Input oe=1, a=00001111, b=00001110, command= SHR, Output out=00000000000111
# Input oe=1, a=00001111, b=00001110, command= AND, Output out=000000000000001
# Input oe=1, a=00001111, b=00001110, command=
                                                 OR, Output out=00000000000000001
# Input oe=1, a=00001111, b=00001110, command= INV, Output out=000000000000000
# Input oe=1, a=00001111, b=00001110, command= NAND, Output out=11111111111110001
# Input oe=1, a=00001111, b=00001110, command= NOR, Output out=11111111111110000
# Input oe=1, a=00001111, b=00001110, command= XOR, Output out=000000000000001
# Input oe=1, a=00001111, b=00001110, command= XNOR, Output out=1111111111111110
# Input oe=1, a=00001111, b=00001110, command= BUF, Output out=000000000001111
# Input oe=1, a=00001111, b=00001111, command= ADD, Output out=000000000011110
# Input oe=1, a=00001111, b=00001111, command= INC, Output out=000000000010000
# Input oe=1, a=00001111, b=00001111, command= SUB, Output out=0000000000000000
# Input oe=1, a=00001111, b=00001111, command= DEC, Output out=000000000001110
# Input oe=1, a=00001111, b=00001111, command= MUL, Output out=0000000011100001
# Input oe=1, a=00001111, b=00001111, command= DIV, Output out=000000000000001
# Input oe=1, a=00001111, b=00001111, command= SHL, Output out=000000000011110
# Input oe=1, a=00001111, b=00001111, command= SHR, Output out=000000000000111
# Input oe=1, a=00001111, b=00001111, command= AND, Output out=000000000000001
# Input oe=1, a=00001111, b=00001111, command=
                                                OR, Output out=00000000000000001
# Input oe=1, a=00001111, b=00001111, command= INV, Output out=000000000000000
# Input oe=1, a=00001111, b=00001111, command= NAND, Output out=11111111111110000
# Input oe=1, a=00001111, b=00001111, command= NOR, Output out=11111111111110000
# Input oe=1, a=00001111, b=00001111, command= XOR, Output out=000000000000000
# Input oe=1, a=00001111, b=00001111, command= XNOR, Output out=111111111111111
# Input oe=1, a=00001111, b=00001111, command= BUF, Output out=000000000001111
# Input oe=0, a=00010100, b=00001010, command= ADD, Output out=zzzzzzzzzzzzzzzz
# Input oe=1, a=00011001, b=00010001, command= ADD, Output out=000000000011110
```

RTL:

