

## Experiment #5

**Aim: Familiarization with SystemVerilog task, function and void function.**

1. Write the SV “task” code for the addition of two integer numbers and check it correctness.
2. Observe the difference between simple and automatic tasks:
  - a. Write a simple task which increments the value of a local variable by a specified amount.
  - b. Write an automatic task which increments the value of a local variable by a specified amount.

**Hint:** You can write a simple task which increments the value of a local variable by a specified amount.

3. Demonstrate the difference between static and automatic variables used in SV task.

→ Write the following SV code and simulate it. Study the output and comment on it.

```
1 module auto_variable_task;
2
3 task auto_example (input time delay);
4 // Initialize the variables
5 logic static_var = 1'b0;
6 automatic logic auto_var = 1'b0;
7
8 // Display the values at start of task
9 $display("Entering task at %0tns", $time);
10 $display("Automatic variable = %0d", auto_var);
11 $display("Static variable = %0d", static_var);
12
13 // wait the given time and invert the signals
14 #delay
15 static_var = ~static_var;
16 auto_var = ~auto_var;
17
```

```
17
18 // Display the values at end of task
19 $display("Task completed at %0tns", $time);
20 $display("Automatic variable = %0d", auto_var);
21 $display("Static variable = %0d", static_var);
22 endtask : auto_example
23
24 // Call the task 3 times to see how it behaves
25 initial begin
26 repeat (3) begin
27 auto_example(10ns);
28 end
29 end
30
31 endmodule : auto_variable_task
```

4. Write the code using SV “**function**” for the addition of two integer numbers.
5. Write the SV **void function** to print the current simulation time. Check its corrections.