Experiment #5

Aim: Familiarization with SystemVerilog task, function and void function.

- 1. Write the SV "task" code for the addition of two integer numbers and check it correctness.
- 2. Observe the difference between simple and automatic tasks:
 - a. Write a simple task which increments the value of a local variable by a specified amount.
 - b. Write an automatic task which increments the value of a local variable by a specified amount.

Hint: You can write a simple task which increments the value of a local variable by a specified amount.

- 3. Demonstrate the difference between static and automatic variables used in SV task.
 - →Write the following SV code and simulate it. Study the output and comment on it.

- 4. Write the code using SV "function" for the addition of two integer numbers.
- 5. Write the SV void function to print the current simulation time. Check its corrections.