
Experiment #6

Aim: Write the System Verilog testbench for a full adder with monitor and scoreboard.

Block level tesbench architecture is given below for your reference.



Example: Testbench development flow for half-adder given below can be referred.

1. Write SV code for half adder

```
module half_adder(s,c,a,b);
  input a,b;
  output s,c;
  xor x1( s,a,b);
  and a1(c,a,b);
endmodule
```

2. Write SV interface for DUT.

```
interface intf();

logic a;
logic b;
logic sum;
logic carry;

endinterface
```

3. Write the SV class for packet-class (also called transaction class)

```
1 class transaction;
 3 // Stimulus are declared with rand keyword
 4
 5
      rand bit a;
     rand bit b;
  6
  7
     bit sum;
 8
     bit carry;
 9
 10
 11 //Function for Displaying values of a , b and sum , carry
      function void display(string name);
 12
         $display("----");
$display(" %s ",name);
$display("----");
 13
 14
 15
         $display("a = %0d, b = %0d",a,b);
$display("sum = %0d, carry = %0d",sum,carry);
$display("-----");
 16
 17
18
      endfunction
19
```

4. Write the SV class for generator block.

```
1 class generator;
    transaction trans; //Handle of Transaction class
3
4
5
    mailbox gen2driv; //Mailbox declaration
8
9
    function new(mailbox gen2driv); //creation of mailbox and constructor
      this.gen2driv = gen2driv;
10
    endfunction
11
12
13
    task main();
14
15
16
     repeat(1)
17
      begin
18
          trans = new();
          trans.randomize();
19
          trans.display("Generator");
20
          gen2driv.put(trans);
21
22
        end
23
    endtask
24
25
26 endclass
```

5. Write the SV class for driver block.

```
1 class driver;
2
3
     virtual intf vif;
4
     mailbox gen2driv;
5
6
     function new(virtual intf vif, mailbox gen2driv);
7
       this.vif = vif;
       this.gen2driv = gen2driv;
8
    endfunction
9
10
    task main;
11
      repeat(1)
12
        beain
13
          transaction trans;
14
15
           gen2driv.get(trans);
16
17
           vif.a
                     <= trans.a;
18
           vif.b
                     <= trans.b;
19
20
           trans.sum = vif.sum;
trans.carry = vif.carry;
21
22
           trans.display("Driver");
23
24
          end
    endtask
25
26 endclass
```


6. Write the SV class for monitor block.

```
1 class monitor;
      virtual intf vif;
 3
      mailbox mon2scb;
 4
 5
      function new(virtual intf vif, mailbox mon2scb);
 6
        this.vif = vif;
 7
        this.mon2scb = mon2scb;
 8
      endfunction
 9
 10
      task main;
 11
 12
       repeat(1)
 13
           #3;
           begin
 14
           transaction trans;
 15
           trans = new();
 16
          trans.a = vif.a;
trans.b = vif.b;
trans.sum = vif.sum;
trans.carry = vif.carry;
 17
 18
 19
 20
           mon2scb.put(trans);
 21
           trans.display("Monitor");
 22
         end
 23
     endtask
 24
 25
 26 endclass
```

7. Write the SV class for scoreboard block.

```
1 class scoreboard;
 3
     mailbox mon2scb;
 4
     function new(mailbox mon2scb);
 5
      this.mon2scb = mon2scb;
 6
     endfunction
 8
     task main;
 9
       transaction trans;
10
11
       repeat(1)
         begin
12
13
         mon2scb.get(trans);
14
           if(((trans.a \land trans.b) == trans.sum) \&\& ((trans.a \& trans.b) == trans.carry))
15
             $display("Result is as Expected");
16
17
             $error("Wrong Result");
18
19
             trans.display("Scoreboard");
20
21
       end
     endtask
22
23
24 endclass
```

8. Write the SV class for environment block.



```
driv = new(vif,m1);
                                         21
1 `include "transaction.sv"
                                                  mon = new(vif,m2);
                                          22
   `include "generator.sv"
2
                                                  scb = new(m2);
   `include "driver.sv"
`include "monitor"
`include "scoreboard"
                                          23
 3
                                          24
                                                endfunction
 4
                                          25
5
                                                task test();
                                          26
 6
                                                  fork
                                          27
7 class environment:
                                                    gen.main();
                                          28
     generator gen;
8
                                          29
                                                    driv.main();
     driver
                     driv;
9
                                                    mon.main();
                                          30
     monitor
                    mon;
                                                    scb.main();
10
                                          31
                                                  join
     scoreboard
                     scb;
                                          32
11
     mailbox m1;
                                          33
                                                endtask
12
                                          34
     mailbox m2;
13
                                          35
14
                                                task run;
                                          36
     virtual intf vif;
15
                                          37
                                                  test();
     function new(virtual intf vif);
16
                                                  $finish;
                                          38
17
       this.vif = vif;
                                          39
                                                endtask
       m1
            = new();
18
                                          40
       m2
             = new();
19
                                          41 endclass
       gen = new(m1);
20
```

9. Write SV testbench with program block

```
1 `include "environment.sv"
 3 program test(intf i_intf);
     environment env;
 5
     initial
 6
      begin
 7
        env = new(i_intf);
 8
        env.run();
 9
       end
10
11
12 endprogram
```

10. Write SV code for testbench top to connect the interface, testbench and DUT. Run it and check the output.

```
`include "interface.sv"
   `include "test"
3 module tbench_top;
4
    intf i_intf();
5
6
    test t1(i_intf);
7
8
    half_adder h1 (
9
       .a(i_intf.a),
10
       .b(i_intf.b),
11
       .s(i_intf.sum),
12
       .c(i_intf.carry)
13
14
      );
15
16 endmodule
```