


## Experiment #6

**Aim:** Write the System Verilog testbench for a full adder with monitor and scoreboard.

**Block level tesbench architecture is given below for your reference.**



**Example:** Testbench development flow for half-adder given below can be referred.

1. Write SV code for half adder

```
module half_adder(s,c,a,b);  
  input a,b;  
  output s,c;  
  xor x1( s,a,b);  
  and a1(c,a,b);  
endmodule
```

2. Write SV interface for DUT.

```
1 interface intf();  
2  
3   logic a;  
4   logic b;  
5   logic sum;  
6   logic carry;  
7  
8 endinterface
```

3. Write the SV class for packet-class (also called transaction class)

```
1 class transaction;
2
3 // Stimulus are declared with rand keyword
4
5     rand bit a;
6     rand bit b;
7
8     bit sum;
9     bit carry;
10
11 //Function for Displaying values of a , b and sum , carry
12     function void display(string name);
13         $display("-----");
14         $display(" %s ",name);
15         $display("-----");
16         $display("a = %0d,    b = %0d",a,b);
17         $display("sum = %0d, carry = %0d",sum,carry);
18         $display("-----");
19     endfunction
```

4. Write the SV class for generator block.

```
1 class generator;
2
3     transaction trans; //Handle of Transaction class
4
5
6     mailbox gen2driv; //Mailbox declaration
7
8
9     function new(mailbox gen2driv); //creation of mailbox and constructor
10         this.gen2driv = gen2driv;
11     endfunction
12
13
14     task main();
15
16         repeat(1)
17             begin
18                 trans = new();
19                 trans.randomize();
20                 trans.display("Generator");
21                 gen2driv.put(trans);
22             end
23
24     endtask
25
26 endclass
```

5. Write the SV class for driver block.

```
1 class driver;
2
3   virtual intf vif;|
4   mailbox gen2driv;
5
6   function new(virtual intf vif,mailbox gen2driv);
7       this.vif = vif;
8       this.gen2driv = gen2driv;
9   endfunction
10
11  task main;
12      repeat(1)
13          begin
14              transaction trans;
15
16              gen2driv.get(trans);
17
18              vif.a    <= trans.a;
19              vif.b    <= trans.b;
20
21              trans.sum    = vif.sum;
22              trans.carry  = vif.carry;
23              trans.display("Driver");
24          end
25      endtask
26  endclass
```


6. Write the SV class for monitor block.

```
1 class monitor;
2
3   virtual intf vif;
4   mailbox mon2scb;
5
6   function new(virtual intf vif,mailbox mon2scb);
7       this.vif    = vif;
8       this.mon2scb = mon2scb;
9   endfunction
10
11  task main;
12      repeat(1)
13          #3;
14          begin
15              transaction trans;
16              trans = new();
17              trans.a    = vif.a;
18              trans.b    = vif.b;
19              trans.sum   = vif.sum;
20              trans.carry = vif.carry;
21              mon2scb.put(trans);
22              trans.display("Monitor");
23          end
24      endtask
25
26  endclass
27
```

7. Write the SV class for scoreboard block.

```
1 class scoreboard;
2
3     mailbox mon2scb;
4
5     function new(mailbox mon2scb);
6         this.mon2scb = mon2scb;
7     endfunction
8
9     task main;
10        transaction trans;
11        repeat(1)
12            begin
13                mon2scb.get(trans);
14
15                if(((trans.a ^ trans.b) == trans.sum) && ((trans.a & trans.b) == trans.carry))
16                    $display("Result is as Expected");
17                else
18                    $error("Wrong Result");
19
20                trans.display("Scoreboard");
21            end
22        endtask
23    endclass
24
```

8. Write the SV class for environment block.



```

1  `include "transaction.sv"
2  `include "generator.sv"
3  `include "driver.sv"
4  `include "monitor"
5  `include "scoreboard"
6
7  class environment;
8      generator      gen;
9      driver         driv;
10     monitor        mon;
11     scoreboard      scb;
12     mailbox m1;
13     mailbox m2;
14
15     virtual intf vif;
16     function new(virtual intf vif);
17         this.vif = vif;
18         m1 = new();
19         m2 = new();
20         gen = new(m1);
21
22         driv = new(vif,m1);
23         mon = new(vif,m2);
24         scb = new(m2);
25     endfunction
26
27     task test();
28         fork
29             gen.main();
30             driv.main();
31             mon.main();
32             scb.main();
33         join
34     endtask
35
36     task run;
37         test();
38         $finish;
39     endtask
40
41 endclass

```

9. Write SV testbench with program block

```

1  `include "environment.sv"
2
3  program test(intf i_intf);
4      environment env;
5
6      initial
7          begin
8              env = new(i_intf);
9              env.run();
10         end
11
12 endprogram

```

10. Write SV code for testbench top to connect the interface, testbench and DUT. Run it and check the output.

```

1  `include "interface.sv"
2  `include "test"
3  module tbench_top;
4
5      intf i_intf();
6
7      test t1(i_intf);
8
9      half_adder h1 (
10         .a(i_intf.a),
11         .b(i_intf.b),
12         .s(i_intf.sum),
13         .c(i_intf.carry)
14     );
15
16 endmodule

```