

LC²MOS Octal 8-Bit DAC

AD7228A

FEATURES

Eight 8-Bit DACs with Output Amplifiers
Operates with Single +5 V, +12 V or +15 V
or Dual Supplies
μP Compatible (95 ns WR Pulse)
No User Trims Required
Skinny 24-Pin DIPs, SOIC, and 28-Terminal Surface
Mount Packages

GENERAL DESCRIPTION


The AD7228A contains eight 8-bit voltage-mode digital-toanalog converters, with output buffer amplifiers and interface logic on a single monolithic chip. No external trims are required to achieve full specified performance for the part.

Separate on-chip latches are provided for each of the eight D/A converters. Data is transferred into the data latches through a common 8-bit TTL/CMOS (5 V) compatible input port. Address inputs A0, A1 and A2 determine which latch is loaded when \overline{WR} goes low. The control logic is speed compatible with most 8-bit microprocessors.

Specified performance is guaranteed for input reference voltages from +2 to +10 V when using dual supplies. The part is also specified for single supply +15 V operation using a reference of +10 V and single supply +5 V operation using a reference of +1.23 V. Each output buffer amplifier is capable of developing +10 V across a 2 k Ω load.

The AD7228A is fabricated on an all ion-implanted, high-speed, Linear Compatible CMOS (LC²MOS) process which has been specifically developed to integrate high-speed digital logic circuits and precision analog circuits on the same chip.

FUNCTIONAL BLOCK DIAGRAM



PRODUCT HIGHLIGHTS

1. Eight DACs and Amplifiers in Small Package
The single-chip design of eight 8-bit DACs and amplifiers allows a dramatic reduction in board space requirements and

offers increased reliability in systems using multiple converters. Its pinout is aimed at optimizing board layout with all analog inputs and outputs at one side of the package and all digital inputs at the other.

2. Single or Dual Supply Operation

The voltage-mode configuration of the DACs allows single supply operation of the AD7228A. The part can also be operated with dual supplies giving enhanced performance for some parameters.

3. Microprocessor Compatibility

The AD7228A has a common 8-bit data bus with individual DAC latches, providing a versatile control architecture for simple interface to microprocessors. All latch enable signals are level triggered and speed compatible with most high performance 8-bit microprocessors.

REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

AD7228A-SPECIFICATIONS

Parameter	B Version ²	C Version	T Version	U Version	Units	Conditions/Comments
STATIC PERFORMANCE Resolution Total Unadjusted Error ³ Relative Accuracy Differential Nonlinearity Full-Scale Error ⁴ Zero Code Error @ 25°C T _{MIN} to T _{MAX}	8 ±2 ±1 ±1 ±1 ±25 ±30	8 ±1 ±1/2 ±1 ±1/2 ±15 ±20	8 ±2 ±1 ±1 ±1 ±25 ±30	8 ±1 ±1/2 ±1 ±1/2 ±15 ±20	Bits LSB max LSB max LSB max LSB max mV max	$V_{DD} = +15~V \pm ~10\%,~V_{REF} = +10~V$ Guaranteed Monotonic Typical tempco is 5 ppm/°C with $V_{REF} = +10~V$ Typical tempco is 30 μV /°C
Minimum Load Resistance REFERENCE INPUT Voltage Range ¹	2 2 to 10	2 2 to 10	2 2 to 10	2 2 to 10	kΩ min V min/V max	$V_{OUT} = +10 \text{ V}$
Input Resistance Input Capacitance ⁵ AC Feedthrough	2 500 -70	2 500 -70	2 500 -70	2 500 -7 0	kΩ min pF max dB typ	Occurs when each DAC is loaded with all 1s. $V_{\rm REF} = 8\ V\ p\hbox{-}p\ Sine\ Wave\ @\ 10\ kHz$
DIGITAL INPUTS Input High Voltage, V _{INH} Input Low Voltage, V _{INL} Input Leakage Current Input Capacitance ⁵ Input Coding	2.4 0.8 ±1 8 Binary	2.4 0.8 ±1 8 Binary	2.4 0.8 ±1 8 Binary	2.4 0.8 ±1 8 Binary	V min V max μA max pF max	$V_{\rm IN}$ = 0 V or $V_{\rm DD}$
DYNAMIC PERFORMANCE ⁵ Voltage Output Slew Rate Voltage Output Settling Time Positive Full-Scale Change Negative Full-Scale Change Digital Feedthrough Digital Crosstalk ⁶	2 5 5 5 50 50	2 5 5 50 50	2 5 5 5 50 50	2 5 5 50 50	V/µs min µs max µs max nV secs typ nV secs typ	$\begin{array}{l} V_{REF} = +10~V; \mbox{ Settling Time to } \pm 1/2~LSB \\ V_{REF} = +10~V; \mbox{ Settling Time to } \pm 1/2~LSB \\ \mbox{ Code transition all 0s to all 1s. } V_{REF} = 0~V; \mbox{ \overline{WR}} = V_{DD} \\ \mbox{ Code transition all 0s to all 1s. } V_{REF} = +10~V; \mbox{ \overline{WR}} = 0~V \end{array}$
POWER SUPPLIES V_{DD} Range V_{SS} Range I_{DD}	10.8/16.5 -4.5/-5.5	10.8/16.5 -4.5/-5.5	10.8/16.5 -4.5/-5.5	10.8/16.5 -4.5/-5.5	V min/V max V min/V max	For Specified Performance For Specified Performance Outputs Unloaded; V _{IN} = V _{INL} or V _{INH}
@ 25°C T _{MIN} to T _{MAX} I _{SS} @ 25°C	16 20 14	16 20 14	16 22 14	16 22 14	mA max mA max mA max	Outputs Unloaded; $V_{IN} = V_{INL}$ or V_{INH}
T_{MIN} to T_{MAX}	18	18	20	20	mA max	

SINGLE SUPPLY $(V_{DD} = +15 \text{ V} \pm 10\%, V_{SS}; = \text{GND} = 0 \text{ V}; V_{REF} = +10 \text{ V}, R_L = 2 \text{ k}\Omega, C_L = 100 \text{ pF unless otherwise noted.})$ All specifications T_{MIN} to T_{MAX} unless otherwise noted.

STATIC PERFORMANCE						
Resolution	8	8	8	8	Bits	
Total Unadjusted Error ³	±2	±1	±2	±1	LSB max	
Differential Nonlinearity	±1	±1	±1	±1	LSB max	Guaranteed Monotonic
Minimum Load Resistance	2	2	2	2	kΩ min	$V_{OUT} = +10 \text{ V}$
REFERENCE INPUT						
Input Resistance	2	2	2	2	kΩ min	
Input Capacitance ⁵	500	500	500	500	pF max	Occurs when each DAC is loaded with all 1s.
DIGITAL INPUTS	As per	Dual Supply	Specification	ns		
DYNAMIC PERFORMANCE ⁵						
Voltage Output Slew Rate	2	2	2	2	V/μs min	
Voltage Output Settling Time						
Positive Full-Scale Change	5	5	5	5	μs max	Settling Time to ±1/2 LSB
Negative Full-Scale Change	7	7	7	7	μs max	Settling Time to ±1/2 LSB
Digital Feedthrough	50	50	50	50	nV secs typ	Code transition all 0s to all 1s. $V_{REF} = 0 \text{ V}$; $\overline{WR} = V_{DD}$
Digital Crosstalk ⁶	50	50	50	50	nV secs typ	Code transition all 0s to all 1s. $V_{REF} = +10 \text{ V}$, $\overline{WR} = 0 \text{ V}$
POWER SUPPLIES						
$V_{ m DD}$ Range	13.5/16.5	13.5/16.5	13.5/16.5	13.5/16.5	V min/V max	For Specified Performance
I_{DD}						Outputs Unloaded; $V_{IN} = V_{INL}$ or V_{INH}
@ 25°C	16	16	16	16	mA max	
T_{MIN} to T_{MAX}	20	20	22	22	mA max	

-2-REV. A

 $^{^{1}}V_{\mathrm{OUT}}$ must be less than V_{DD} by 3.5 V to ensure correct operation.

²Temperature ranges are as follows: B, C Versions; -40°C to +85°C

T, U Versions; -55°C to +125°C

³Total Unadjusted Error includes zero code error, relative accuracy and full-scale error.

⁴Calculated after zero code error has been adjusted out.

 $^{^5\}text{Sample}$ tested at 25°C to ensure compliance. ^6The glitch impulse transferred to the output of one converter (not addressed) due to a change in the digital input code to another addressed converter.

Specifications subject to change without notice.

+5 V SUPPLY OPERATION $(V_{DD}=+5~V~\pm~5\%,~V_{SS};=0~to~-5~V~\pm~10\%,~GND=0~V,~V_{REF}=+1.25~V,~R_L=2~k\Omega,~C_L=100~pF)$ unless otherwise noted.) All specifications T_{MIN} to T_{MAX} unless otherwise noted.

Parameter	B Version	C Version	T Version	U Version	Units	Conditions/Comments
STATIC PERFORMANCE						
Resolution	8	8	8	8	Bits	
Relative Accuracy	±2	±2	±2	±2	LSB max	
Differential Nonlinearity	±1	±1	±1	±1	LSB max	Guaranteed Monotonic
Full-Scale Error	± 4	±2	±4	±2	LSB max	
Zero Code Error						
@ 25°C	±30	±20	±30	±20	mV max	
T_{MIN} to T_{MAX}	±40	±30	±40	±30	mV max	
REFERENCE INPUT						
Reference Input Range	1.2	1.2	1.2	1.2	V min	
1 0	1.3	1.3	1.3	1.3	V max	
Reference Input Resistance	2	2	2	2	kΩ min	
Reference Input Capacitance	500	500	500	500	pF max	
POWER REQUIREMENTS						
Positive Supply Range	4.75/5.25	4.75/5.25	4.75/5.25	4.75/5.25	V min/V max	For Specified Performance
Positive Supply Current						•
@ 25°C 11 3	16	16	16	16	μA max	
T_{MIN} to T_{MAX}	20	20	22	22	μA max	
Negative Supply Current						
@ 25°C	14	14	14	14	μA max	
T_{MIN} to T_{MAX}	18	18	20	20	μA max	

NOTES

All of the specifications as per Dual Supply Specifications except for negative full-scale settling-time when $V_{SS} = 0 \text{ V}$.

SWITCHING CHARACTERISTICS^{1, 2} (See Figures 1, 2; $V_{DD} = +5 \text{ V} \pm 5\%$ or +10.8 V to +16.5 V; $V_{SS} = 0 \text{ V}$ or $-5 \text{ V} \pm 10\%$)

Parameters	Limit at 25°C All Grades	Limit at T _{MIN} , T _{MAX} (B, C Versions)	Limit at T _{MIN} , T _{MAX} (T, U Versions)	Units	Conditions/Comments
$egin{array}{c} t_1 \ t_2 \ t_3 \end{array}$	0	0	0	ns min	Address to WR Setup Time
	0	0	0	ns min	Address to WR Hold Time
	70	90	100	ns min	Data Valid to WR Setup Time
$egin{array}{c} {\sf t_4} \\ {\sf t_5} \end{array}$	10	10	10	ns min	Data Valid to WR Hold Time
	95	120	150	ns min	Write Pulse Width

INTERFACE LOGIC INFORMATION

Address lines A0, A1 and A2 select which DAC accepts data from the input port. Table I shows the selection table for the eight DACs with Figure 1 showing the input control logic. When the \overline{WR} signal is low, the input latch of the selected DAC is transparent, and its output responds to activity on the data bus. The data is latched into the addressed DAC latch on the rising edge of \overline{WR} . While \overline{WR} is high, the analog outputs remain at the value corresponding to the data held in their respective latches.

Table I. AD7228A Truth Table

AD722 WR	8A Contr A2	ol Inputs A1	A0	AD7228A Operation
Н	X	X	X	No Operation Device Not Selected
L	L	L	L	DAC 1 Transparent
₹	L	L	L	DAC 1 Latched
L	L	L	Н	DAC 2 Transparent
L	L	Н	L	DAC 3 Transparent
L	L	Н	Н	DAC 4 Transparent
L	Н	L	L	DAC 5 Transparent
L	Н	L	Н	DAC 6 Transparent
L	Н	Н	L	DAC 7 Transparent
L	Н	Н	Н	DAC 8 Transparent

 $H = High State \quad L = Low State \quad X = Don't Care$





Figure 1. Input Control Logic



THE SELECTED INPUT LATCH IS TRANSPARENT WHILE \overline{WR} IS LOW, THUS INVALID DATA DURING THIS TIME CAN CAUSE SPURIOUS OUTPUTS

Figure 2. Write Cycle Timing Diagram

REV. A -3-

 $^{^{1}}$ Sample tested at 25°C to ensure compliance. All input rise and fall times measured from 10% to 90% of +5 V, t_{R} = t_{F} = 5 ns.

²Timing measurement reference level is $\frac{V_{INH} + V_{INL}}{2}$

AD7228A

Extended55°C to +125°C	J
Storage Temperature65°C to +150°C	\mathcal{I}
Lead Temperature (Soldering, 10 secs) +300°C	\overline{z}

NOTES

¹Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


²Outputs may be shorted to any voltage in the range V_{SS} to V_{DD} provided that the power dissipation of the package is not exceeded. Typical short circuit current for a short to GND or V_{SS} is 50 mA.

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD7228A features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PIN CONFIGURATIONS DIP AND SOIC PLCC



ORDERING GUIDE

Model ¹	Temperature Range	Total Unadjusted Error (LSB)	Package Option ²
AD7228ABN	-40°C to +85°C	±2 max	N-24
AD7228ACN	-40° C to $+85^{\circ}$ C	±1 max	N-24
AD7228ABP	-40° C to $+85^{\circ}$ C	±2 max	P-28A
AD7228ACP	-40° C to $+85^{\circ}$ C	±1 max	P-28A
AD7228ABR	-40° C to $+85^{\circ}$ C	±2 max	R-24
AD7228ACR	-40° C to $+85^{\circ}$ C	±1 max	R-24
AD7228ABQ	-40° C to $+85^{\circ}$ C	±2 max	Q-24
AD7228ACQ	-40° C to $+85^{\circ}$ C	±1 max	Q-24
$AD7228ATQ^3$	-55°C to +125°C	±2 max	Q-24
AD7228AUQ ³	-55°C to +125°C	±1 max	Q-24

NOTES

CIRCUIT INFORMATION D/A SECTION

The AD7228A contains eight identical, 8-bit, voltage-mode digital-to-analog converters. The output voltages from the converters have the same polarity as the reference voltage, allowing single supply operation. A novel DAC switch pair arrangement on the AD7228A allows a reference voltage range from +2~V to +10~V when operated from a $V_{\rm DD}$ of +15~V. Each DAC consists of a highly stable, thin-film, R-2R ladder and eight high-speed NMOS switches. The simplified circuit diagram for one channel is shown in Figure 3. Note that $V_{\rm REF}$ and GND are common to all eight DACs.




Figure 3. D/A Simplified Circuit Diagram

The input impedance at the V_{REF} pin of the AD7228A is the parallel combination of the eight individual DAC reference input impedances. It is code dependent and can vary from 2 k Ω to infinity. The lowest input impedance occurs when all eight DACs are loaded with digital code 01010101. Therefore, it is important that the external reference source presents a low output impedance to the V_{REF} terminal of the AD7228A under changing load conditions. Due to transient currents at the reference input during digital code changes a 0.1 μF (or greater) decoupling capacitor is recommended on the V_{REF} input for dc applications. The nodal capacitance at the reference terminal is also code dependent and typically varies from 120 pF to 350 pF.

Each $V_{\rm OUT}$ pin can be considered as a digitally programmable voltage source with an output voltage:

$$V_{OUTN} = D_N \bullet V_{REF}$$

where D_N is a fractional representation of the digital input code and can vary from 0 to 255/256.

The output impedance is that of the output buffer amplifier as described in the following section.

-4- REV. A

¹To order MIL-STD-883, Class B processed parts, add /883B to part number. Contact your local sales office for military data sheet and availability.

²N = Plastic DIP; P = Plastic Leaded Chip Carrier (PLCC); Q = Cerdip; R = Small Outline IC (SOIC).

³These grades will be available to /883B processing only.

OP AMP SECTION

Each voltage-mode D/A converter output is buffered by a unity gain noninverting CMOS amplifier. This buffer amplifier is tested with a 2 k Ω and 100 pF load but will typically drive a 2 k Ω and 500 pF load.

The AD7228A can be operated single or dual supply. Operating the part from single or dual supplies has no effect on the positive-going settling time. However, the negative-going settling time to voltages near 0 V in single supply will be slightly longer than the settling time for dual supply operation. Additionally, to ensure that the output voltage can go to 0 V in single supply, a transistor on the output acts as a passive pull-down as the output voltage nears 0 V. As a result, the sink capability of the amplifier is reduced as the output voltage nears 0 V in single supply. In dual supply operation, the full sink capability of 400 μA at 25°C is maintained over the entire output voltage range. The single supply output sink capability is shown in Figure 4. The negative V_{SS} also gives improved output amplifier performance allowing an extended input reference voltage range and giving improved slew rate at the output.




Figure 4. Single Supply Sink Current

The output broadband noise from the amplifier is 300 μV peak-to-peak. Figure 5 shows a plot of noise spectral density versus frequency.




Figure 5. Noise Spectral Density vs. Frequency

DIGITAL INPUTS

The AD7228A digital inputs are compatible with either TTL or 5 V CMOS levels. All logic inputs are static-protected MOS gates with typical input currents of less than 1 nA. Internal input protection is achieved by on-chip distributed diodes.

SUPPLY CURRENT

The AD7228A has a maximum $I_{\rm DD}$ specification of 22 mA and a maximum $I_{\rm SS}$ of 20 mA over the –55°C to +125°C temperature range. This maximum current specification is actually determined by the current at –55°C. Figure 6 shows a typical plot of power supply current versus temperature.




Figure 6. Power Supply Current vs. Temperature

APPLYING THIS AD7228A UNIPOLAR OUTPUT OPERATION

This is the basic mode of operation for each channel of the AD7228A, with the output voltage having the same positive polarity as $V_{\rm REF}$. Connections for unipolar output operation are shown in Figure 7. The AD7228A can be operated from single or dual supplies as outlined earlier. The voltage at the reference input must never be negative with respect to GND. Failure to observe this precaution may cause parasitic transistor action and possible device destruction. The code table for unipolar output operation is shown in Table II.




Figure 7. Unipolar Output Circuit

-5-

Table II. Unipolar Code Table

DAC Lat	tch Contents LSB	Analog Output
1111	1111	$+V_{REF} \left(rac{255}{256} ight)$
1000	0 0 0 1	$+V_{REF}\left(\frac{129}{256}\right)$
1000	0000	$+V_{REF}\left(\frac{128}{256}\right) = +\frac{V_{REF}}{2}$
0 1 1 1	1111	$+V_{REF}\left(rac{127}{256} ight)$
0000	0001	$+V_{REF} \left(rac{1}{256} ight)$
0000	0000	0 V

Note: 1 LSB = $(V_{REF})(2^{-8}) = V_{REF} \left(\frac{1}{256} \right)$

BIPOLAR OUTPUT OPERATION

Each of the DACs on the AD7228A can be individually configured for bipolar output operation. This is possible using one external amplifier and two resistors per channel. Figure 8 shows a circuit used to implement offset binary coding (bipolar operation) with DAC1 of the AD7228A. In this case

$$V_{OUT} = \left(1 + \frac{R2}{R1}\right) \bullet \left(D_1 \bullet V_{REF}\right) - \left(\frac{R2}{R1}\right) \bullet \left(V_{REF}\right)$$

With
$$R1 = R2$$

 $V_{OUT} = (2D_1 - 1) \cdot (V_{REF})$

where D_1 is a fractional representation of the digital word in latch 1 of the AD7228A. (0 $\leq D_1 \leq 255/256$)




Figure 8. Bipolar Output Circuit

Table III. Bipolar Code Table

DAC Lat	tch Contents LSB	Analog Output
1111	1111	$+V_{REF}\left(\frac{127}{128}\right)$ $+V_{REF}\left(\frac{1}{128}\right)$
1000	0001	$+V_{REF} \left(rac{1}{128} ight)$
1000	0000	0 V
0 1 1 1	1111	$-V_{REF}\left(\frac{1}{128}\right)$ $-V_{REF}\left(\frac{127}{128}\right)$ $-V_{REF}\left(\frac{128}{128}\right) = -V_{REF}$
0000	0 0 0 1	$-V_{REF} \left(rac{127}{128} ight)$
0000	0000	$-V_{REF}\left(\frac{128}{128}\right) = -V_{REF}$

Mismatch between R1 and R2 causes gain and offset errors, and therefore, these resistors must match and track over temperature.

Once again, the AD7228A can be operated from single supply or from dual supplies. Table III shows the digital code versus output voltage relationship for the circuit of Figure 8 with R1 = R2.

AC REFERENCE SIGNAL

In some applications it may be desirable to have an ac signal applied as the reference input to the AD7228A. The AD7228A has multiplying capability within the upper (+10 V) and lower (+2 V) limits of reference voltage when operated with dual supplies. Therefore, ac signals need to be ac coupled and biased up before being applied to the reference input. Figure 9 shows a sine-wave signal applied to the reference input of the AD7228A. For input frequencies up to 50 kHz, the output distortion typically remains less than 0.1%. The typical 3 dB bandwidth for small signal inputs is 800 kHz.




Figure 9. Applying a AC Signal to the AD7228A

TIMING DESKEW

A common problem in ATE applications is the slowing or "rounding-off" of signal edges by the time they reach the pin-driver circuitry. This problem can easily be overcome by "squaring-up" the edge at the pin-driver. However, since each edge will not have been "rounded-off" by the same extent, this "squaring-up" could lead to incorrect timing relationship between signals. This effect is shown in Figure 10a.




Figure 10a. Time Skewing Due to Slowing of Edges

The circuit of Figure 10b shows how two DACs of the AD7228A can help in overcoming this problem. The same two signals are applied to this circuit as were applied in Figure 10b. The output of each DAC is applied to one input of a high-speed comparator, and the signals are applied to the other inputs. Varying the output voltage of the DAC effectively varies the trigger point at which the comparator flips. Thus the timing relationship between the two signals can be programmably corrected (or deskewed) by varying the code to the DAC of the AD7228A. In a typical application, the code is loaded to the

DACs for correct timing relationships during the calibration cycle of the instrument.




Figure 10b. AD7228A Timing Deskew Circuit

COARSE/FINE ADJUST

The DACs on the AD7228A can be paired together to form a coarse/fine adjust function as indicated in Figure 11. The function is achieved using one external op amp and a few resistors per pair of DACs.

DAC1 is the most significant or coarse DAC. Data is first loaded to this DAC to coarsely set the output voltage. DAC2 is then used to fine tune this output voltage. Varying the ratio of R1 to R2 varies the relative effect of the coarse and fine DACs on the output voltage. For the resistor values shown, DAC2 has a resolution of 150 μV in a 10 V output range. Since each DAC on the AD7228A is guaranteed monotonic, the coarse adjustment and fine adjustment are each monotonic. One application for this is as a set-point controller (see "Circuit Applications of the AD7226 Quad CMOS DAC" available from Analog Devices, Publication Number E873–15–11/84).




Figure 11. Coarse/Fine Adjust Circuit

SELF-PROGRAMMABLE REFERENCE

The circuit of Figure 12 shows how one DAC of the AD7228, in this case DAC1, may be used in a feedback configuration to provide a programmable reference for itself and the other seven converters. The relationship of $V_{\rm REF}$ to $V_{\rm IN}$ is expressed by

$$V_{REF} = \frac{(1+G)}{(1+G \cdot D_1)} \cdot V_{IN}$$
 where $G = R2/R1$

Figure 13 shows typical plots of V_{REF} versus digital code, D_1 , for three different values of G. With $V_{IN}=2.5~V$ and G=3 the voltage at the output varies between 2.5 V and 10 V giving an effective 10-bit dynamic range to the other seven converters. For correct operation of the circuit, V_{SS} should be –5 V and R1 greater than 6.8 k Ω .




Figure 12. Self-Programmable Reference




Figure 13. Variation of V_{REF} with Feedback Configuration

MICROPROCESSOR INTERFACING




Figure 14. AD7228A to 8085A/Z80 Interface





Figure 15. AD7228A to 6809/6502 Interface

REV. A -7-








Figure 16. AD7228A to 68008 Interface

Figure 17. AD7228A to MCS-51 Interface

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).





SOIC (R-24)

