# COL215 Assignment 2 Stage 2

Rajat Bhardwaj 2020CS50436 Geetansh Juneja 2020CS50649

October 9, 2022

# 1 Design Decisions

#### 1.1 Shifter

Removed the clock from shifter to make it a combinational circuit because the delay caused due to it is very less compared to the clock cycle, so it doesn't require whole cycle to shift the input.

# 2 Control Logic

There are 2 concurrent Finite State Machine (FSM). FSM1 controls the reading of image inputs from global memory (ROM) to local memory (RAM). FSM2 controls data inputs from RAM and ROM and computes Hidden Layer 1 and Final layer.

#### 2.1 FSM 1

FSM1 reads 784 image inputs from ROM to RAM. We only read image inputs from ROM to RAM because computation for hidden layer 1 require access of same image inputs multiple times, which improves hardware utilization and improve performance with more parallelism. There are total 2 states in fsm1  $s0_{-}fsm1$  and  $s1_{-}fsm1$ . The Explanation of States is as follows:

#### 2.1.1 s0\_fsm1

In this state Image data is read from ROM port. This state also keeps track how many image inputs have been read from ROM and written in RAM which is stored in integer signal **current**. If current is less than 784 it transitions to s1\_fsm1 otherwise it remains in this state.

#### 2.1.2 s1\_fsm1

In this state read Image data is written in RAM by making RAM we signal 1. This state also increments current by 1 indicating that an image data input is written in RAM. Since Image data is 8 bits before writing in RAM we extend it 16 bits by concatinating "00000000" or "11111111" at front according to 8th bit of the Finally this state transitions to s0\_fsm1.

#### 2.2 FSM 2

We have declared 2 instantiations of RAM. RAM1 is used to store 784 image inputs and RAM2 stores hidden layer 1 and final layer outputs. This FSM works in parallel with FSM1. This FSM is responsible for reading image inputs from RAM1 and corresponding weights and biases from ROM for hidden layer 1 computation. Similarly, after computing hidden layer 1 in RAM1 it reads hidden layer 1 and corresponding weights and

biases from ROM and outputs the final layer in RAM2 from address 0 to 9. After computing Final layer, this FSM also computes class number which has maximum value. States s1\_fsm2, s2\_fsm2, s3\_fsm2 are used for computation of hidden layer 1. States s4\_fsm2, s5\_fsm2 and s6\_fsm2 is used for computation of final layer. State s7\_fsm2 is used to compute output class number. This FSM has total 7 states which are described as follows:

#### 2.2.1 s1\_fsm2

We keep track of weight address using signal rom\_addr and image address using signal ram\_addr. In this state we increment above signals by 1 so that we can move to next weight and image input. In this state we also keep track of how many hidden layer elements are computed by using signal hidden\_layer\_addr. If we have computed total 64 elements indicating that we have computed whole hidden layer 1 then we make transition to state s4\_fsm2. If the above condition is not satisfied we check if current=783, if it is then we transition to state s2\_fsm2 else we remain in this state.

#### 2.2.2 s2\_fsm2

In this state control signal of mac is made 1 so that mac further does not accumulate more weight\*image because to calculate an element of hidden layer  $1 \sum_{n=0}^{783} weight*image$  should be done only 784 times. This state makes signal current to 0. It also sets ram\_addr to 0 so that image inputs can again be read from starting from RAM1. It also increments rom\_bias\_addr by 1. Then this State Transitions to s3\_fsm2.

#### 2.2.3 s3\_fsm2

This state adds bias corresponding to the computed value by mac and stores it in the address hidden\_layer\_addr of RAM2 and finally incrementing hidden\_layer\_addr by 1. Then this State Transitions to s1\_fsm2.

#### 2.2.4 s4\_fsm2

Now we have computed hidden layer 1. We keep track of weight address using signal rom\_addr, hidden layer 1 input address using signal hidden\_layer\_1\_addr. In this state we increment above signals by 1 so that we can move to next weight and hidden layer input. In this state we also keep track of how many final layer elements are computed by using signal final\_layer\_addr. If we have computed total 10 elements indicating that we have computed whole final layer then we make transition to state s7\_fsm2. If the above condition is not satisfied we check if current=64, if it is then we transition to state s5\_fsm2 else we remain in this state.

#### 2.2.5 s5\_fsm2

In this state control signal of mac is made 1 so that mac further does not accumulate more weight\*image because to calculate an element of final layer  $\sum_{n=0}^{64} weight*hidden layer$  should be done only 64 times. This state makes signal current to 0. It also sets ram\_addr to 0 so that hidden layer inputs can again be read from starting from RAM2. It also increments rom\_bias\_addr by 1. Then this State Transitions to s6\_fsm2.

#### 2.2.6 s6\_fsm2

This state adds bias corresponding to the computed value by mac and stores it in the address final\_layer\_addr of RAM2 and finally incrementing hidden\_layer\_addr by 1. Then this State Transitions to s1\_fsm2.

#### 2.2.7 s7\_fsm2

In this state we compute output class number. In each call of this state we check if value at answer index is less than current address value. If so we update the answer index.

# 3 Schematic




Figure 1: Data path

The explanation of the data path is as follows.

First the image is stored in ram(img\_write\_or\_read\_in\_ram) from rom. Then ram is connected to mac, the mac takes weight and image from the ram and multiplies them and then the bias gets added manually and then the result is sent to comparator that performs the relu operation and then this is sent to shifter and then the result is stored in in ram (hidden\_layer\_1). Again, for the final layer same thing happens and the result is stored in ram (final\_layer\_1).

# 4 Simulation Screenshots

The output class number can be seen in the signal final\_output.




Figure 2: Simulation for  $imgdata\_digit0.mif$ 




Figure 3: Simulation for  $imgdata\_digit1.mif$ 




Figure 4: Simulation for imgdata\_digit2.mif




Figure 5: Simulation for  $imgdata\_digit3.mif$ 



Figure 6: Simulation for imgdata\_digit7.mif

# 5 Design Files Included

# 5.1 Seven Segment Decoder


It is a combinational circuit which takes a 4 bits input from 4 to 1 mux and outputs 7 bits which represent the cathode signals in the LED display. The logic equation of each the output is obtained using following truth table.

Α	В	С	D	а	b	С	d	е	f	g
0	0	0	0	1	1	1	1	1	1	0
0	0	0	1	0	1	1	0	0	0	0
0	0	1	0	1	1	0	1	1	0	1
0	0	1	1	1	1	1	1	0	0	1
0	1	0	0	0	1	1	0	0	1	1
0	1	0	1	1	0	1	1	0	1	1
0	1	1	0	1	0	1	1	1	1	1
0	1	1	1	1	1	1	0	0	0	0
1	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	1	1	1	0	1	1

Figure 7: Truth Table of Seven Segment Decoder

### 5.2 MAC


It takes 4 inputs namely - clk (std\_logic) , din1 (8 bit vector) , din2( 16 bit vector) , cntrl (std\_logic). It gives the multiplication of din1 and din2 as output (dout which is a 16 bit vector ) if cntrl is 1. If cntrl = 0 then it accumulates(adds) the output of din1\*din2 and gives the output. It truncate the 23 downto 16th bits




MAC is clocked, it work in 2 clock cycles (design decision). At the first rising edge din1, din2 will be updates

and at the 2nd rising edge the output is calculated.


## **5.3** RAM






It is a 256 size array of 16 bits vector. It takes a clk , din (16 bit vector) , addr (8 bit vector) , re(read enable) , we(write enable) as input and dout as output . If we is 1 then the din is written on the array at address = addr. If re is 1 then the dout(16 bits) becomes equal to the element which is present at the address = addr.

## 5.4 ROM






Simulation in singed binary radix

It is a 65536 size array of 8 bit vectors. The memory is initialised using init\_mem function. The 784 sized image is stored from address 0 to 783 and the 50890 weights and biases are stored from address 1024. It takes clk, addr as input and outputs the 8 bit vector present at the address = addr. We have made it clocked because in the assignment it was given a clk as input.


## 5.5 Register






This is a vector of 16 bits. It takes clk, we, re, din as input and dout as output. The input and outputs (din and dout) are both 16 bits. The Register is written on if we is 1. If re is 1 then the value of register gets stored in dout and the same is given as output.

#### 5.6 Comparator



It takes din (16 bit vector) as input and converts it to signed. It compares the signed vector with 0 and return 0 if the signed vector is less than 0 or return the din as output if din is greater than 0.

# 5.7 Shifter



Name	Value		115 ns	120 ns	125 ns	ISO ns	135 ns	140 ns	145 ns	150 ns	155 ns	60 ns	165 ns	170 ns	175 ns	180 ns	185 ns	190 ns
™ clk	1			,														
• - ₩ din0]	0101010	01010101	01010111	01010000	01010111	01111101	01010111	01010101	01110111	00000101	01010111	01010101	00000100	01010111	11011111	01011111	10100111	010
•	0000000	UUUUUUU	00000010	10101010	00000010	10000010	00000011	11101010	00000010	10101011	00000000	00101010	00000010	10101000	00000010	10111110	00000010111	1101
Ve en	1																	

It takes clk, en  $(1 \ bit)$ ,  $din (16 \ bits)$  as input. When en=1 the din is shifter to right by 5 bits and is stored in dout and same is then output. dout is also 16 bits.