EC	EN	56	13

Embedded System Design Lab #2 Signoff Sheet

Fall 2021

You will need to obtain the signature of your instructor or TA on the following items in order to receive credit for your lab assignment. Signatures are due by Friday, September 24, 2021 (Part 1 Elements) and Friday, October 1, 2021 (Part 2 Elements).

Print your name below, sign the hor firmware in order to obtain the necessity.			demonstrate yo	ur working ha	rdware &
Student Name: Dhir ay	Bernad	i			
Honor Code Pledge: "On my hono received unauthorized assistance on	r, as a Univer this work. H	sity of Color nave clearly	ado student, I h acknowledged	ave neither gi work that is no	ven nor ot my own."
Signoff Checklist	Student	Signature:	Kind		
Part 1 Required Elements					
Pins and signals labeled, decoup NVRAM (as EPROM substitute Understands device programmer Demonstrated ability to use logic Shows detailed knowledge of bo data lines D[7:0], ALE, /PSEN, a Shows and discusses logic analy. Assembly program and timer ISI Part 2 Required and Supplemental EI AT89C51RC2, RS-232, and FLII 74LS374 debug port functional Understands timing analysis, setu MSP432 code build process, LEI	ling capacitor), decode logic c analyzer to o th state and to and NVRAM zer screen cap R functional: ements P functional	rs, and two 2 ic, and LED capture bus of ming modes chip select softures:	8-pin wire wrapfunctional eycles and view. Captures latchignal on the log TA signature do supple	fetches from ned address lir gic analyzer d	NVRAM. nes A[15:0]. isplay.
Instructor/TA Comments:			TA signatur	re and date	,,,,,,,
Part 1 Elements Schematics, SPLD code Hardware physical implementation Part 1 Required Elements functionality Sign-off done without excessive retries Student understanding and skills	Not Applicable	Poor/Not Complete	Meets Requirements	Exceeds Requirements	Outstanding
Overall Demo Quality (Part 1 Elements)					
FOR INSTRUCTOR USE ONLY Part 2 Elements Schematics, SPLD code	Not Applicable	Poor/Not Complete	Meets Requirements	Exceeds Requirements	Outstanding

NOTE: This signoff sheet should be the top/first sheet of your submission.

Hardware physical implementation Part 2 Required Elements functionality Supplemental Elements functionality Sign-off done without excessive retries Student understanding and skills

Overall Demo Quality (Part 2 Elements)

(+) Deat schematic, Honder in Asm present (-) Add comment to arrembly wde Herity opcodes in state & timing modes (-) Tupe to be done. Will be added 1t) Good Understanding of Memory map, IED durign Part 2 Try and use clock dividers prescolars to eliminate extra onerhead in ISR for timer > Pull de bouncing out of Port ISB to reduce overhead Debug latch functional

Tuning calculations verified

Writes not restricted to 0000-7FFF 11

To add screenshots of ISR debug values

Venkat /2 /27