

20ECP-116

Unit 2


A decoder is a combinational circuit.

A decoder accepts a set of inputs that represents a binary number and activates only that output corresponding to the input number. All other outputs remain inactive.

There are  $2^n$  possible input combinations, for each of these input combination only one output will be High (active) all other outputs are Low.

Combinational Circuit:-

Circuits in which output only depends only on the present input.



$n:2^n$  (format)

2 : 4

$$(B, D, O)_{10} = (A, I)_{10}$$

3 : 8

$$\bar{D}BA + \bar{D}BA + \bar{D}BA + \bar{D}BA + \bar{D}BA$$

$$0111\ 0011\ 1000\ 1100$$

$$(H, L, D, S)_{10} = (A, I)_{10}$$

## Types of Decoder


→ 2 to 4 line Decoder

A & B are the inputs (No. of inputs = 2).

No. of possible input combinations:  $2^2 = 4$

No. of Outputs:  $2^2 = 4$ , they are indicated by  $D_0, D_1, D_2, \text{ & } D_3$

From the Truth Table it is clear that each output is "1" for only specific combination of inputs.




### Truth Table

Inputs		Outputs			
A	B	$D_0$	$D_1$	$D_2$	$D_3$
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

### Boolean Expression

$$D_0 = \bar{A}\bar{B}, D_1 = \bar{A}B, D_2 = A\bar{B}, D_3 = AB$$


Logic diagram/Implementation

→ 3 to 8 line Decoder

A, B & C are the inputs. (No. of inputs = 3).

No. of possible input combinations:  $2^3 = 8$


No. of outputs:  $2^3 = 8$  they are indicated by  $D_0$  to  $D_7$



Truth Table


Input			Output								Boolean Exp.
A	B	C	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>	4
0	0	0	1	0	0	0	0	0	0	0	$\bar{A}\bar{B}\bar{C}$
0	0	1	0	1	0	0	0	0	0	0	$\bar{A}\bar{B}C$

Inputs			Outputs								Boolean Exp	
A	B	C	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>		
0	1	0	0	0	1	0	0	0	0	0	0	$\bar{A}B\bar{C}$
0	1	1	0	0	0	1	0	0	0	0	0	$\bar{A}BC$
1	0	0	0	0	0	0	1	0	0	0	0	$A\bar{B}\bar{C}$
1	0	1	0	0	0	0	0	1	0	0	0	$A\bar{B}C$
1	1	0	0	0	0	0	0	0	1	0	0	$AB\bar{C}$
1	1	1	0	0	0	0	0	0	0	1	0	$ABC$

Implementation

$\bar{G}_{2n}$	$\bar{G}_{2n}$	$G_1$	A	B	C	$\bar{y}_0$	$\bar{y}_1$	$\bar{y}_2$	$\bar{y}_3$	$\bar{y}_4$	$\bar{y}_5$	$\bar{y}_6$	$\bar{y}_7$
0	0	0	x	xx		1	1	1	1	1	1	1	1
0	0	1	0	0	0	0	1	1	1	1	1	1	1
0	0	1	0	0	1	1	0	1	1	1	1	1	1
0	0	1	1	1	0	0	1	1	1	1	1	0	1

20ECT-115

Combinational Circuit

- ① O/P depends only on present I/P's.
- ② No feedback
- ③ No memory
- ④ No clock signal is applied here.
- ⑤ eg:- Half-adder, full-adder, half-subtractor, full-subtractor, encoder, decoder, mern, demern, comparator.

Half-adder

Q1 Implement half-adder & write its truth table?

⇒ Truth-Table :-


$2^n = 4$	A	B	Sum	Carry
0	0	0	0	0
0	1	1	1	0
1	0	1	1	0
1	1	0	0	1

Boolean Expression :-

$$\text{Sum} = \bar{A}B + A\bar{B} = A \oplus B$$

Carry = AB

Implementation:-



Q2 Implement full-adder, write its truth table.

⇒ Truth-Table:-

A	B	C	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
,	,	1	1	1

Boolean Expression:-

$$\text{Sum} = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$

20EECT-115Boolean Expression:-

$$\text{Sum} = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$

$$\bar{A}(\bar{B}C + B\bar{C}) + A(\bar{B}\bar{C} + BC)$$

$$\bar{B}C + B\bar{C} = B \oplus C = \bar{x}$$

$$\bar{B}\bar{C} + BC = \overline{B \oplus C} = \bar{x}$$

$$\bar{A}\bar{x} + A\bar{x}$$

$$A \oplus \bar{x}$$

$$(A \oplus B) \oplus C / A \oplus (B \oplus C)$$

EXOR:- A B Y

0 0 0

0 1 1

1 0 1

A B Y

0 0 1

0 1 0

$$Y = \bar{A}B + A\bar{B}$$

$$= A \oplus B$$

1 1 1 0

$$Y = \bar{A}\bar{B} + AB = \overline{A \oplus B} = A \odot B$$

$$\text{Carry} = \sum m(3, 5, 6, 7)$$

	$\bar{B}G$	$\bar{B}\bar{C}$	$\bar{B}C$	$BC$	$B\bar{C}$
$A$	0	0	1	1	0
$\bar{A}$	1	1	0	0	1
	0	0	1	1	0
	1	1	0	0	1
	1	0	1	1	1
	0	1	1	0	1
	1	1	0	1	0
	0	0	1	1	0
	1	0	0	1	1
	0	1	0	0	1
	1	1	1	0	1
	0	0	0	1	1
	1	1	1	1	0
	0	0	0	0	1
	1	1	1	1	1

A B C

0 1 1

1 1 1 $\times \bar{B}C$ 


A B C


1 0 1

1 1 1 $\times A \times C$ 

A B C

1 1 1

1 1 0 $\times A B X$ Carry:  $AB + BC + AC$ Implementation:-



Q Implement full-adder using half-adder.

$$\text{Sum} = A \oplus B \oplus C$$

$$\text{Carry} = AB + BC + AC$$


$$= AB(C + \bar{C}) + (A + \bar{A})BC + A(B + \bar{B})C$$

$$= ABC + ABC\bar{C} + A\bar{B}C + \bar{A}BC + ABC + A\bar{B}\bar{C}$$

$$= ABC + AB\bar{C} + \bar{A}BC + A\bar{B}\bar{C}$$

$$= AB(C + \bar{C}) + C(\bar{A}B + A\bar{B})$$

$$= AB + C(A \oplus B)$$




20ECP-116


Multiplexor (combinational Circuit)

- ↳ Many to one circuit
- ↳ Many I/P's  $\rightarrow$  Single O/P
- ↳ I/P - O/P relation :-

$2^n : 1$   
 Total no. of inputs  
 $n = \text{no. of select lines.}$

Block diagram:-

Select lines


\*  $2:1$  muxTruth-Table :-

<u><math>S</math></u>	<u><math>y</math></u>
0	$I_0$
1	$I_1$


Boolean Expression:

$$Y = I_0 \bar{S} + I_1 S$$

Implementation :-



\* 4:1 mux




Truth-Table

S <sub>0</sub>	S <sub>1</sub>	y
0	0	I <sub>0</sub>
0	1	I <sub>1</sub>
1	0	I <sub>2</sub>
1	1	I <sub>3</sub>

Boolean Expression :-

$$Y = I_0 \bar{S}_0 \bar{S}_1 + I_1 \bar{S}_0 S_1 + I_2 S_0 \bar{S}_1 + I_3 S_0 S_1$$

Implementation :-



- ↳ A multiplexer is known as data selector. If it is a device that selects b/w several analog or digital inputs and forward it to a single output line. If has select lines, used to select the input line to be sent to output line.

NOTE: In decoder  $\Leftrightarrow$  input must be binary

Multiplexor are used to implement huge amount of memory into the computer which helps by reducing the no. of copper lines required to connect the memory to other part of computer circuit.

20ELET-115

Half-SubtractorTruth-table:-

A	B	Difference	Borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0


Boolean-Expressions:-

$$\text{Difference} = \bar{A}B + A\bar{B} = A \oplus B$$

$$\text{Borrow} = \bar{A}B$$

Implementation:-

$$\text{Difference} = A \oplus B, \quad \text{Borrow} = \bar{A}B$$

Full Subtractor

A      B      C      Difference      Borrow

## Full-Subtractor

## Truth-table

A	B	C	Difference	Borrow
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

## Boolean Expression :-

$$\begin{aligned}
 \text{Difference} &= \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC \\
 &= \bar{A}(\bar{B}C + B\bar{C}) + A(\bar{B}\bar{C} + BC) \\
 &= \bar{A}X + A\bar{X} \\
 &= A \oplus X \\
 &= A \oplus B \oplus C
 \end{aligned}$$

$$\text{Borrow} = \sum_m (1, 2, 3, 7)$$

	$\bar{A}$	$A$	$\bar{B}C$	$BC$	$\bar{B}C$	$BC$	$\bar{B}\bar{C}$
	1	0	0	1	1	1	0
	$\bar{A}$	0	0	1	1	1	2
	$A$	1	4	5	7	6	

A B C

001

09

A B C

010

1 1 1

A B C

0 1 1



Q1B

$$\bar{A}B + BC + \bar{A}\bar{B} = \text{Borrow}$$

Implementation :-

$$\text{Difference} = A \oplus B \oplus C$$

$$\text{Borrow} = \bar{A}B + BC + \bar{A}\bar{B}$$



Q Implement full-subtractor using half-subtractor.

$$\text{Difference} = A \oplus B \oplus C$$

$$\text{Borrow} = \bar{A}B + BC + \bar{A}C$$


$$\begin{aligned}
 &= \bar{A}B(C + \bar{C}) + (\bar{A} + A)BC + \bar{A}(B + \bar{B})C \\
 &= \bar{A}BC + \bar{A}B\bar{C} + \bar{A}BC + ABC + \bar{A}BC + \bar{A}\bar{B}C \\
 &= \bar{A}BC + \bar{A}B\bar{C} + ABC + \bar{A}\bar{B}C \\
 &= \bar{A}B(C + \bar{C}) + C(\bar{A}\bar{B} + AB)
 \end{aligned}$$

$$\bar{A}B + C(\bar{A} \oplus B)$$

Implementation :-

$$\text{Difference} = A \oplus B \oplus C$$

$$\text{Borrow} = \bar{A}B + C(\bar{A} \oplus B)$$



Comparator  $\rightarrow$  Combinational circuit

1 bit comparator - 2 inputs

2 bit comparator - 4 inputs

3 bit comparator - 6 inputs

}  $2 \times n$  inputs

} no. of bits

\* 1-bit comparator

Truth-table :-

A	B	$A > B$	$A = B$	$A < B$
0	0	0	1	0
0	1	0	0	1
1	0	1	0	0
1	1	0	1	0

20ECT-315




\* 1-bit Comparator :- 2 I/P's  $\rightarrow 2 \times n$   
 $\downarrow$   
 no. of bits

Boolean Expression :-

$$A > B \Rightarrow A\bar{B}$$

$$A = B \Rightarrow \bar{A}\bar{B} + AB = \bar{A} \oplus B$$


$$A < B \Rightarrow \bar{A}B$$

Implementation :-

\* 2-bit Comparator :- 4 I/P's

$$A = (A_1, A_0)$$

$$B = (B_1, B_0)$$



Truth-table :-

A	B	A > B	A = B	A < B
A <sub>1</sub>	A <sub>0</sub>	B <sub>1</sub>	B <sub>0</sub>	
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	1
0	1	1	1	0
1	0	0	1	0
1	0	0	1	0
1	0	1	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	0	1

Boolean Expression:-

$$A > B = \Sigma_m(4, 8, 9, 12, 13, 14)$$

A <sub>1</sub>	A <sub>0</sub>	B <sub>1</sub>	B <sub>0</sub>	00	01	11	10
0	0	0	0	0	1	3	2
1	0	0	0	4	5	7	6
0	1	0	0	12	13	15	14
1	0	1	0	8	9	10	11

$$\begin{array}{r}
 A_1 \ A_0 \ B_1 \ B_0 \\
 1 \ 1 \ 0 \ 0 \\
 1 \ 1 \ 0 \ 1 \\
 1 \ 0 \ 0 \ 0 \\
 1 \ 0 \ 0 \ 1 \\
 \hline
 A_1 \ B \times \overline{B}_1 \times
 \end{array}$$

$$\begin{array}{r}
 A_1 \ A_0 \ B_1 \ B_0 \\
 0 \ 1 \ 0 \ 0 \\
 1 \ 1 \ 0 \ 0 \\
 \hline
 \times \quad A_0 \ \overline{B}_1 \ \overline{B}_0
 \end{array}$$

$$\begin{array}{r}
 A_1 \ A_0 \ B_1 \ B_0 \\
 1 \ 1 \ 0 \ 0 \\
 1 \ 1 \ 1 \ 0 \\
 \hline
 A_1 \ A_0 \times \overline{B}_0
 \end{array}$$

$$A > B = A_1 \overline{B}_1 + A_0 \overline{B}_1 \overline{B}_0 + A_0 A_1 \overline{B}_0$$

$$A = B = \sum m(0, 5, 10, 15)$$

		B, B <sub>0</sub>	00	01	11	10	
		A <sub>1</sub>	A <sub>0</sub>	00	01	11	10
A <sub>1</sub>	A <sub>0</sub>	00	1	0	1	3	2
		01	4	2	5	7	6
11			3	2	13	15	14
10			8	9	11	1	10

$$A = B \Rightarrow \bar{A}_1 \bar{A}_0 \bar{B}_1 \bar{B}_0 + \bar{A}_1 A_0 \bar{B}_1 B_0 + A_1 A_0 B_1 B_0 + A_1 \bar{A}_0 B_1 \bar{B}_0$$

$$= \bar{A}_1 \bar{B}_1 (\bar{A}_0 \bar{B}_0 + A_0 B_0) + A_1 \bar{B}_1 (\bar{A}_0 \bar{B}_0 + A_0 B_0)$$

$$\cancel{A < B} = \sum m(1, 2, 3, 6, (\bar{A}_1 \bar{B}_1 + A_1 B_1)(\bar{A}_0 \bar{B}_0 + A_0 B_0))$$

$$(A_1 \odot B_1) (A_0 \odot B_0)$$

$$A < B = \sum m(1, 2, 3, 6, 7, 11)$$

		B, B <sub>0</sub>	00	01	11	10	
		A <sub>1</sub>	A <sub>0</sub>	00	01	11	10
A <sub>1</sub>	A <sub>0</sub>	00	0	1	2	1	0
		01	4	5	1	7	6
11			8	2	13	15	14
10			9	1	11	1	10



$$\begin{array}{l}
 A, A_0 B, B_0 \\
 0 \ 0 \perp \perp \\
 0 \ 0 \perp 0 \\
 0 \perp \perp \perp \\
 0 \perp 0 \ 0 \\
 \hline
 \overline{A}_1 \times B_1, X
 \end{array}$$


$$\begin{array}{l}
 A, A_0 B, B_0 \\
 0 \ 0 \perp \perp \\
 0 \ 0 \perp 1 \\
 \hline
 \overline{A}_1, \overline{A}_0 \times B_0
 \end{array}$$

$$\begin{array}{l}
 A, A_0 B, B_0 \\
 0 \ 0 \perp \perp \\
 \perp \ 0 \perp \perp \\
 \hline
 \times \overline{A}_0 B, B_0
 \end{array}$$

$$A < B = \overline{A}_1, \overline{A}_1 B_1 + \overline{A}_1 \overline{A}_0 B_0 + \overline{A}_0 B_1, B_0$$

Implementation :-





## 2DECT-115


## \* K-Map designing using Mux

Q:  $f(A, B, C, D) = \sum m(0, 1, 3, 6, 9, 11, 14, 15)$  implement the following using 8:1 mux.

→ 8:1 mux = 3 select lines.

	$I_0$ $\bar{B}CD$	$I_1$ $\bar{B}\bar{C}D$	$I_2$ $\bar{B}C\bar{D}$	$I_3$ $\bar{B}\bar{C}\bar{D}$	$I_4$ $B\bar{C}D$	$I_5$ $B\bar{C}\bar{D}$	$I_6$ $BC\bar{D}$	$I_7$ $BCD$
$A$	000	001	010	011	100	101	110	111
$\bar{A}$	0	1	2	3	4	5	6	7
$A'$	8	9	10	11	12	13	14	15
	$\bar{A}$	$\bar{A}+A$ (1)	0	$\bar{A}+A$ (1)	0	0	$\bar{A}+A$ (1)	$A$

Implementation:-




q)  $f = \sum m(0, 1, 4, 7, 9, 11, 12, 14, 15)$  implement using 4:1 mux

$\Rightarrow$  4:1 mux = 2 select lines

$AB \backslash CD$	$\bar{C}\bar{D}$	$\bar{C}D$	$C\bar{D}$	$CD$
$\bar{A}\bar{B}$	00	01	10	11
$\bar{A}B$	01	11	10	00
$A\bar{B}$	10	11	00	01
$AB$	11	00	01	10
	$\bar{A}\bar{B} + \bar{A}B$	$\bar{B}$	$AB$	$\bar{A}\bar{B} + A\bar{B} + AB$
	$+ AB$			$\bar{A}B + A$
				$(A + \bar{A})(A + B)$
	$\bar{A}\bar{B} + \bar{A}B + AB$			$(A + B)$
	$\bar{A} + AB$			
	$(A + A)(\bar{A} + B)$			
	$\bar{A} + B$			

Implementation:-



Q3  $\Sigma_m(0, 2, 6, 9, 11, 13, 15)$  implement using 2:1 mux

$ABC \backslash D$	0	1
0	0	1
$\bar{A}\bar{B}C$ 000	0	1
$\bar{A}\bar{B}C$ 001	2	3
$\bar{A}\bar{B}C$ 010	4	5
$\bar{A}\bar{B}C$ 011	6	7
$\bar{A}\bar{B}C$ 100	8	9
$\bar{A}\bar{B}C$ 101	10	11
$\bar{A}\bar{B}C$ 110	12	13
$\bar{A}\bar{B}C$ 111	14	15

$$\bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + A\bar{B}\bar{C} + ABC$$

$$\bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}BC$$

$$\bar{A}\bar{B} + \bar{A}BC$$

A

$$A(\bar{B}\bar{C} + BC) + A(\bar{B}C + B\bar{C})$$

$$A(\bar{B}\bar{C} + BC) +$$

20 ECT-115


\* Higher order mux designing using lower order mux

a Design 4:1 mux using 2:1 mux

4:1 mux = 2 S.L & 4 I/P's




2:1 mux = 1 S.L & 2 I/P's

$$\Rightarrow 4/2 = 2/2 = 1$$




a Design 8:1 mux using 2:1 mux

$$8/2 = 4$$



Q Design 8:1 mux using 2:1 mux

$$8/2 = 4/2 = 2/2 = 1$$




B

Q Design 16:1 using 4:1

$$\frac{16}{4} = \frac{4}{4} = 1$$

\$S_0\$	\$S_1\$	\$S_2\$	\$S_3\$	\$y\$
0	0	0	0	\$I_0\$
0	0	0	1	\$I_1\$
0	0	1	0	\$I_2\$
0	0	1	1	\$I_3\$
0	1	0	0	\$I_4\$
0	1	0	1	\$I_5\$
0	1	1	0	\$I_6\$
0	1	1	1	\$I_7\$

\$S_0\$	\$S_1\$	\$S_2\$	\$S_3\$	\$y\$
1	0	0	0	\$I_8\$
1	0	0	1	\$I_9\$
1	0	1	0	\$I_{10}\$
1	0	1	1	\$I_{11}\$
1	1	0	0	\$I_{12}\$
1	1	0	1	\$I_{13}\$
1	1	1	0	\$I_{14}\$
1	1	1	1	\$I_{15}\$




1 1

Ans of) ~~Ques 1~~ Ans of Ques 1 ~~Ans of~~

20ECT-115


$$Q \quad 16:1 \rightarrow 8:1 \quad 16/8 = 2/2 = 1$$



Encoder  $\rightarrow$  many inputs - many output (To be continued)


Demultiplexer (Demux)  $\rightarrow$  one input - many outputs

$1:2^n \times$  no. of select lines



20ECT-116


## \* 1:2 Demux

Truth-table :-


S	$y_0$	$y_1$
0	I	0
1	0	I

Boolean Expression :-

$$y_0 = I\bar{S}, \quad y_1 = IS$$

Implementation :-

## \* 1:4 Demux




Truth-table :-

$S_0$	$S_1$	$y_0$	$y_1$	$y_2$	$y_3$
0	0	I	0	0	0
0	1	0	I	0	0
1	0	0	0	I	0
1	1	0	0	0	I

Boolean Expression :-

$$y_0 = \overline{S_0} \overline{S_1} I, y_1 = \overline{S_0} S_1 I, y_2 = S_0 \overline{S_1} I, y_3 = S_0 S_1 I$$

Implementation :-




- Q. Implement full adder using decoders (if not mentioned the default decoder to be used is 3:8)

Truth-table :-

A	B	C	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$\text{Sum} = \Sigma m(1, 2, 4, 7) \quad \& \quad \text{Carry} = \Sigma m(3, 5, 6, 7)$$



$$Q. \bar{A}B + BC + \bar{A}\bar{C}$$

$$\bar{A}B(C + \bar{C}) + (A + \bar{A})BC + \bar{A}(B + \bar{B})C$$

$$\bar{A}BC + \bar{A}B\bar{C} + A\bar{B}C + \bar{A}BC + \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C}$$

$$\begin{matrix} \bar{A}BC & + & \bar{A}B\bar{C} & + & A\bar{B}C & + & \bar{A}\bar{B}C \\ 0 & 1 & 1 & 0 & 1 & 1 & 1 \\ & & & & & & 0 & 0 & 1 \end{matrix}$$

$$f(A, B, C) = \sum m(1, 2, 3, 7)$$

Encoder  $\rightarrow$  Many I/P's  $\rightarrow$  Many O/P's  
 $2^n \rightarrow n$   
 $2^n : n$

a Octal to binary converter (8:3) encoder

Truth-table :-




I <sub>0</sub>	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>	I <sub>4</sub>	I <sub>5</sub>	I <sub>6</sub>	I <sub>7</sub>	Y <sub>0</sub>	Y <sub>1</sub>	Y <sub>2</sub>
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	0	1	0	1	0	1
0	0	0	0	0	0	0	1	1	1	0
0	0	0	0	0	0	0	1	1	1	1

$$Y_0 = I_4 + I_5 + I_6 + I_7$$

$$y_1 = I_2 + I_3 + I_6 + I_7$$


$$y_2 = I_1 + I_2 + I_5 + I_7$$

### Implementation



20 - EGP 116


555 timer :- <sup>(Part - 2)</sup> Sequential circuit



555 timer is a 8 pin IC.

~~Vcc~~ Vcc Supply can vary from 4.5V to 15V

### Voltage Dividers and Comparators :-



$$V_a = \frac{2R \times V_{cc}}{2R + R} = \frac{2}{3}V_{cc}$$

$$V_+ > V_- = 1$$

$$V_+ < V_- = 0$$

$$V_b = \frac{R \times V_{cc}}{2R + R} = \frac{1}{3}V_{cc}$$

$$V_+ > V_- = 1$$


$$V_+ < V_- = 0$$

Flip-Flop  $\rightarrow$  SR Flip-Flop (Set-Reset)

$Q_n$  = Present State

$Q_{n+1}$  = Next State

S	R	$Q_n$	$Q_{n+1}$
0	0	0/1	0/1
0	1	0/1	0
1	0	0/1	1
1	1	0/1	Invalid



Using the 2nd & 6th pin we are controlling the O/P voltage.


(Part-1)

PWM (Pulse width Modulation)

↓  
Square wave

Used in control circuit

Pulse



- Modulated Pulse

Controls [memory element] → Flip-flop / Latches


↳ Pulse width + clock → square wave

Duty-cycle: - The percentage of time in which the PWM signal remains high (on time)

Always On = 100% duty cycle


Always off = 0% duty cycle

$$\text{Duty cycle} = \frac{\text{Turn on time}}{\text{Turn on time} + \text{Turn off time}} \times 100$$



$$f = 1/T$$

20ECT-115


Sequential Circuits

- Output depends on present & past/previous inputs
- Feedback is present
- Memory element is present
- Clock is present.
- Flip flop Flip-flop's, counters, shift registers.


Flip-flops :-

- \* It is a basic memory element which stores only one bit either 0 or 1.
- \* In flip-flop there are two outputs which are complements of each other.
- \* Bistable multivibrator :- because it has only two stable states either 0 or 1.
- \* frequency divider, lifts, traffic light system.

SR flip-flops (Set-Reset)Circuit diagram :-



CLK :- Digital pulse / Square wave



CLK

Edge Level

+ve edge (1)      +ve level (1)  
-ve edge (0)      -ve level (0)

Edge allows less number of changes than level reason being it is one for small interval of time.

Memory element

Flip-flop

Latch

↓  
edge of the clock




↓  
level of the clock

↓  
small interval.

20EET-115


SR-Flip-flopTruth-table :-

Clock	S	R	$Q_{n+1}$
0	0	0	$Q_n$
0	0	1	$\bar{Q}_n$
0	1	0	$Q_n$
0	1	1	$\bar{Q}_n$


Case-1  $\text{Clock} = 0, S = 0, R = 0, Q_n = 0$ Case-2  $\text{Clock} = 0, S = 0, R = 0, Q_n = 1$ Case-3  $\text{Clock} = 0, S = 0, R = 1, Q_n = 0$ 

Clock	S	R	$Q_{n+1}$
1	0	0	$Q_n$
1	0	1	0
1	1	0	1
1	1	1	Invalid


Case-1 :- Clock = 1, S = 0, R = 0,  $Q_n = 0$



Case-2 :- Clock = 1, S = 0, R = 0,  $Q_n = 1$




Case-3 :- Clock = 1, S = 0, R = 1,  $Q_n = 0$




Here for  $\bar{Q}_{n+1}$ , we do not need to wait for  $Q_n$  as one of the outputs is 0


Case 4 :- Clock = 1, S = 0, R = 1, Q<sub>n</sub> = 1



Case 5 :- Clock = 1, S = 1, R = 0, Q<sub>n</sub> = 0




Case 6 :- Clock = 1, S = 1, R = 0, Q<sub>n</sub> = 1



20ECP-116


Pulse-width modulation (555 timer)



\* By changing voltages at pin 2 & 6, we can change control o/p voltage & timing of o/p signal.


- Q How to change voltages at threshold & trigger pin?  
 ⇒ By connecting ~~external~~ external resistor & capacitor b/w the threshold, trigger & discharge pin through the supply voltage.

Transistor:-




Transistor working as switch

$$\begin{aligned} V_C &= V_{\text{supply}} \\ \Downarrow & \\ \text{fully charged} \end{aligned}$$



## Tinkercad Circuit


Diode  $\Rightarrow$  



20EGP-115

S-R Flip-flop

Truth-table when clock = 1

Case - 7 :- Clock = 1, S = 1, R = 1, Q<sub>n</sub> = 0Truth-table :-

Clock	S	R	Q <sub>n+1</sub>
0	x	x	Q <sub>n</sub>
1	0	0	Q <sub>n</sub>
1	0	1	0
1	1	0	1
1	1	1	Invalid

Characteristic table :-

Clock	S	R	Q <sub>n</sub>	Q <sub>n+1</sub>	
1	0	0	0	0	0
1	0	0	1	1	1
1	0	1	0	0	2
1	0	1	1	0	3
1	1	0	0	1	4
1	1	0	1	1	5
1	1	1	0	x	6
1	1	1	1	x	7

Characteristic equation:-

S	RQn	00	01	11	10
0		0	(1)	3	2
1		(1)	4	2	X 7 X 6

$$Q_{n+1} = \begin{array}{l} S \quad R \quad Q_n \\ \hline 1 \quad 0 \quad 0 \\ 1 \quad 0 \quad 1 \\ 1 \quad 1 \quad 1 \\ 1 \quad 1 \quad 0 \\ \hline S \times \times \end{array}$$


$$\begin{array}{l} S \quad R \quad Q_n \\ \hline 0 \quad 0 \quad 1 \\ 1 \quad 0 \quad 1 \\ \hline \times \bar{R} Q_n \end{array}$$

$$= S + \bar{R} Q_n$$



Excitation Table :-

Q <sub>n</sub>	Q <sub>n+1</sub>	S	R	Q <sub>n</sub>	Q <sub>n+1</sub>	S	R
0	0	0	0	0	0	0	0
0	1	0	1	0	1	0	1
1	0	1	0	1	1	1	0
1	1	X	0	1	0	0	1


Q <sub>n</sub>	Q <sub>n+1</sub>	S	R	Q <sub>n</sub>	Q <sub>n+1</sub>	S	R
0	0	0	X	1	1	0	0
0	1	1	0				
1	0	0	1				
1	1	X	0				

D Flip-flop (Data flip-flop)Circuit diagram:-Truth Table :-


<u>Clock</u>	<u>D</u>	<u><math>Q_{n+1}</math></u>
1	0	D
1	1	D

Case 1 :-  $Clk = 1, D = 0, Q_n = 0$ Case 2 :-  $Clk = 1, D = 1, Q_n = 1$ 

Case 3 :-  $Clk = 1, D = 1, Q_n = 0$



Case 4 :-  $Clk = 1, D = 1, Q_n = 1$



Characteristic Table:-

$Clk$	$D$	$Q_n$	$Q_{n+1}$
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

Excitation Table:-

$Q_n$	$Q_{n+1}$	$D$
0	0	0
0	1	1
1	0	0
1	1	1

Characteristic equation :-


$$\begin{aligned}
 Q_{n+1} &= D \bar{Q}_n + \bar{D} Q_n \\
 &\Rightarrow D (\bar{Q}_n + Q_n) \\
 &= D
 \end{aligned}$$

20ECEP-345

Make full-adder on finkercad.

$$\text{Sum} = A \oplus B \oplus C$$


$$\text{Carry} = AB + (A \oplus B)C$$




Make full-subtractor on finkercad



$$\text{Difference} = A \oplus B \oplus C$$

$$\text{Borrow} = \bar{A}B + C(\bar{A} \oplus B)$$




20ECT-115J-K Flip-flop :- (Jack Kilby)Circuit diagram -Truth-table:-


<u>Clk</u>	<u>J</u>	<u>K</u>	<u><math>Q_{n+1}</math></u>	<u><math>Q_n</math></u>	<u>Clk</u>	<u>J</u>	<u>K</u>	<u><math>Q_{n+1}</math></u>
0	0	0	0/1	0/1	0	x	x	$Q_n$
0	0	1	0	0/1				
1	1	0	1	0/1				
1	1	1	1/0	0/1 (Toggle)				

Case I  $\rightarrow$  Clk = 1, J = 0, K = 0,  $Q_n = 0, Q_{n+1} = ?$ Case II  $\rightarrow$  Clk = 1, J = 0, K = 0,  $Q_n = 1, Q_{n+1} = ?$ 

Case III  $\rightarrow \text{Clk} = 1, J=0, K=1, Q_n = 0, Q_{n+1} = ?$




Case IV  $\rightarrow \text{Clk} = 1, J=0, K=1, Q_n = 1, Q_{n+1} = ?$




Case V  $\rightarrow \text{Clk} = 1, J=1, K=0, Q_n = 0, Q_{n+1} = ?$




Case VI  $\rightarrow \text{Clk} = 1, J=1, K=0, Q_n = 1, Q_{n+1} = ?$



Case VII  $\rightarrow C1K=1, J=1, K=1, Q_n=0, Q_{n+1}=?$



Case VIII  $\rightarrow C1K=1, J=1, K=1, Q_n=1 = Q_{n+1}=?$



Characteristic table -

<u><math>C1K</math></u>	<u><math>J</math></u>	<u><math>K</math></u>	<u><math>Q_n</math></u>	<u><math>Q_{n+1}</math></u>
1	0	0	0	0
	0	0	1	1
1	0	1	0	0
	0	1	1	0
1	1	0	0	1
	1	0	1	1
1	1	1	0	1
	1	1	1	0

Characteristic eqn:-


J	K	Q <sub>n</sub>	Q <sub>n+1</sub>	I	D
0	0	0	1	1	0
1	0	1	1	0	2

$$\begin{array}{r}
 \begin{array}{l} J \ K \ Q_n \\ 0 \ 0 \ 1 \\ 1 \ 0 \ 1 \\ \hline \times \bar{K} \ Q_n \end{array} \quad \begin{array}{l} J \ K \ Q_n \\ 1 \ 0 \ 0 \\ 1 \ 1 \ 0 \\ \hline J \times \bar{Q}_n \end{array} \\
 \end{array}$$




$$Q_{n+1} = J\bar{Q}_n + \bar{K}Q_n$$

Excitation table-


Q <sub>n</sub>	Q <sub>n+1</sub>	J	K	
0	0	0	0	0 X
		0	1	1
0	1	1	0	1 X
		1	1	
1	0	0	1	X 0
		1	1	
1	1	0	0	X 1
		1	0	

20ECT-115 20ECT-115T flip-flop (Toggle flip-flop)Circuit diagramTruth-table

Clk	T	$Q_{n+1}$
1	0	$Q_n$
1	1	$\bar{Q}_n$

Case I :-  $T = 0, Q_n = 0, Q_{n+1} = ?$ , Clk = 1Case II :- Clk = 1,  $Q_n = 1, T = 0, Q_{n+1} = ?$ Case III :- Clk = 1,  $Q_n = 0, T = 1, Q_{n+1} = ?$ 

Case IV :-  $C_{IK} = 1, T = 1, Q_n = 1, Q_{n+1} = ?$



Characteristic table

T	$Q_n$	$Q_{n+1}$
0	0	0
0	1	1
1	0	1
1	1	0

Characteristic eqn

$$\begin{aligned} Q_{n+1} &= \overline{T} Q_n + T \bar{Q}_n \\ &= T \oplus Q_n \end{aligned}$$

Excitation table

$Q_n$	$Q_{n+1}$	T
0	0	0
0	1	1
1	0	1
1	1	0

### Flip-flop conversions:-

Q. Convert J-K flip-flop in D flip-flop?

Step 1 :- Given flip-flop i.e., JK, Required flip-flop 'D'


Step 2 :- Excitation table of given flip-flop and characteristic table of required flip-flop

Step 3:- Make conversion table with the combination of excitation & characteristic table

Step 4:- Kmap for J and K

Step 5 :- Implementation

Symbols for flip-flop



⇒ STEP 2:-

JK (E.T)

$Q_n$	$Q_{n+1}$	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

D (C.T)


D	$Q_n$	$Q_{n+1}$
0	0	0
0	1	0
1	0	1
1	1	1

Step 3 :-Conversion table

D	$Q_n$	$Q_{n+1}$	J	K
0	0	0	0	X
0	1	0	X	1
1	0	1	1	X
1	1	1	X	0


Step 4 :-

K-Map for J





$$J = D$$

K-Map for K



$$K = \overline{D}$$


Step 5 :-

20E C T - 115

## Race around condition

- ① It occurs in JK flip-flop  
when  $J=1, K=1$
  - ② It only occurs with the lvl of the clock is taken

$t_{pw}$  - time period of Pulse width = 10 n sec (reference)  
 $t_{pd}$  - propagation delay time period = 1 n (sec) (reference)  
 ↳ time taken by the input to reach output.  
 2 nsec




When race around condition occurs:-

- ①  $J=1, K=1$ , clock = +ve level triggered
  - ②  $t_{pw} > t_{pd}$

Solution :- If  $t_{pw} < t_{pd}$  Reduce → edge triggering

- ## ② Master slave flip-flop

## Master-slave flip flop:-




- ① Final O/P will be given by slave
- ② Slave follows the master

Master-slave does not stop toggling but help in making the toggling in controlled manner. i.e., output is not changing multiple times.

20ECP-116

D flip-flop + Traffic light systemTruth-table:

<u>D</u>	<u><math>Q_{n+1}</math></u>
0	0
1	1

IC number for D-flipflop  
7474Circuit diagram:-Step 1:- Initially  $D_1 = 0, D_2 = 0$ 

clear, preset = high

If  $Q_1 = 1$ , ~~red will glow~~ yellow will glowWhen  $\bar{Q}_1 \cdot Q_2 = 1$ , green will glow $\bar{Q}_2 = 1$ , red will glow

Step 2:- 1st positive edge occurs

$$D_1 = 0, Q_1 = 0 \text{ (yellow not glowing)}$$

$$\bar{Q}_1 = 1 \text{ (clock of 2nd flip-flop)}$$

$$D_2 = 0, Q_2 = 0 \text{ (green not glowing)}$$

$$\bar{Q}_2 = 1 \text{ (Red will glow)}$$

Step 3:- After 1st positive edge

$$D_1 = 1, D_2 = 1$$

but the changes will not appear on the output as level is going on.

Step 4:- 2nd positive edge occurs

$$D_1 = 1, Q_1 = 1 \text{ (yellow will glow)}$$

$$\bar{Q}_1 = 0 \text{ (green will not glow)}$$

$$D_2 = \bar{Q}_1 = 0 \text{ (Red will not glow)}$$

Step 5:- After 2nd positive edge

$$D_1 = 0, D_2 = 1$$

Step 6:- 3rd positive edge

$$D_1 = 0, Q_1 = 0 \text{ (yellow will not glow)}$$

$$\bar{Q}_1 = D_2 = 1, Q_2 = 1 \text{ (Green will glow)}$$

$$\bar{Q}_2 = 0 \text{ (Red will not glow)}$$