

20 ECT-115

Unit 3Counters

Counters counts the number of clock pulses.

Counter designing:

$$2^n \geq N$$

n = no. of flip-flop

N = no. of states

e.g. :- Mod 5 counter

$$N=5$$

$$2^n \geq N$$

$$2^n \geq 5$$

$$n=3$$

e.g. Decade counter (Mod-10 counter)

$$2^n \geq 10$$

$$n=4$$

e.g. - Design 3-bit counter.

$n = 3$ flip-flop required

$$2^n \geq N$$

$$2^3 \geq 8$$

$$N=8$$

e.g. - Mod 3 Mod 4 Mod 6

Mod 72

$$2^n \geq 72$$

$$n = 7$$

eg:- $f = 12 \text{ KHz}$ $f_{\text{out}} = ?$

Mod 3	Mod 4
↓	
Mod 12	


$$\frac{f}{N} = \frac{12}{12} = 1 \text{ KHz}$$

Counters


Synchronous
Counters

Asynchronous
Counter

- ① All the flip-flops are applied or connected with the same clock.
- ② All the flip-flops are applied or connected with different clock



CLK



CLK

Synchronous


② fast

③ $T_{CLK} \geq t_{pdff}$


10 nsec

10 nsec

10 nsec

Asynchronous


slow

 $T_{CLK} \geq nt_{pdff}$ $n = \text{no. of flip-flops}$ delay of 30 nsec

④ Random sequence possible



Fixed sequence



⑤ eg:- Johnson Counter
Ring counter

eg:- Ripple Counter.

20ECE-115

classmate

Date 14/12/2020
Page




20ECE-115

16/12/2020

- Q Design asynchronous divide by 8 up counter and draw its timing waveforms?
→ Step 1 :- mod-8, $2^n \geq N$, $2^n \geq 8$, $2^n \geq 2^3$, $n=3$
 n = no. of flip flops & N = no. of states

Step 2:- State Design:-




Step 3:- Fact 1 - All asynchronous circuit are designed by two flip-flops.
 $J-K$ & T where $J, K = 1 \& T = 1$
 because we require these toggling action.

Fact 2 - In order to design asynchronous up counter.

- (i) Connect Q with the negative edge of the clock.
- OR
- (ii) Connect \bar{Q} with the positive edge of the clock.

Fact 3 - The flip-flop connected to first clock acts as LSB.

Step 4:- Design




Fact 4 - Q_0 toggles when negative edge of the clk is applied.

- (i) Q_1 toggles when Q_0 changes from $1 \rightarrow 0$.
- (ii) Q_2 toggles when Q_1 changes from $1 \rightarrow 0$.

Step 5:- Truth-table

CLK	(MSB) Q_2	Q_1	Q_0 (LSB)
$\uparrow 0$	0	0	0
$\downarrow 1$	0	0	1
$\downarrow 2$	0	1	0
$\downarrow 3$	0	1	1
$\downarrow 4$	1	0	0
$\downarrow 5$	1	0	1
$\downarrow 6$	1	1	0
$\downarrow 7$	1	1	1
$\downarrow 8$	0	0	0




Q3ECE-115

- a) Design asynchronous divide by 8 down counter
 ↳ draw its timing waveforms.

Step 1 :-


$$2^n \geq N, 2^n \geq 8, 2^n \geq 2^3, n=3$$

Step 2 :- State diagram



Step 3 :- LSB

MSB




- Q_0 toggles when the edge of the clock occurs
- Q_1 toggles when Q_0 changes from 0 to 1
- Q_2 toggles when Q_1 changes from 0 to 1

Step 4:- Truth-table (MSB) (LSB)

CLOCK	Q_2	Q_1	Q_0
0	0	0	0
1	1	1	1
2	1	1	0
3	1	0	1
4	1	0	0
5	0	1	1
6	0	1	0
7	0	0	1
8	0	0	0

Step 5:- Waveform




Q. Design and implement mod-5 asynchronous counter? (by default up counter)

$$\underline{\text{Step 1:-}} \quad 2^n \geq N$$


$$2^n \geq 5$$

$$n = 3$$

Step 2:- state diagram



Step 3:-



Asynchronous flip-flops:-

Clear → active low i.e., $1 \rightarrow 0 \quad \{1 \rightarrow 1\}$ output

Preset → $0 \rightarrow 1 \quad \{0 \rightarrow 1\}$ output

(Independent of the clock)

20 ECT-195

Registers

- Registers

 - Registers are used to store group of bits.
 - In order to store n -bit of data, minimum n no. of flip-flops are required.

Shift Registers

SISO (Serial In Serial Out)


STPO (Serial In Parallel Out)

PISO (Parallel In Serial Out)

PIPO (Parallel In Parallel Out)

SISO (4 bit) (synchronous by nature)

MSB




Timing diagram showing the state of four flip-flops (Q₃, Q₂, Q₁, Q₀) over four clock pulses. The initial data (1011) is loaded into the register. The outputs Q₃ (MSB) and Q₀ (LSB) are shown.

Step	Q ₃	Q ₂	Q ₁	Q ₀	Output Q ₃
Initial	1	0	1	1	-
After 1st pulse	0	1	0	1	1
After 2nd pulse	0	0	1	0	0
After 3rd pulse	0	1	0	1	1
After 4th pulse	1	0	1	1	1

Johnson Counter / Twisted Ring Counter / Switched Tail Counter

- ① Synchronous Counter
- ② Flip-flops are connected to same clock.
- ③ SISO - shift register with feedback



Truth-table:-

CLK	Q _A	Q _B	Q _C	Q _D
0	0	0	0	0
1	1	0	0	0
2	1	1	0	0
3	1	1	1	0
4	1	1	1	1
5	0	1	1	1
6	0	0	1	1
7	0	0	0	1
8	0	0	0	0


- After 8 clock pulses it starts repeating itself
- After every 2^n clock pulse it repeat itself
- Total no. of states = 2^n where unused states = $2^n - 2^n$

Ring Counter

① Synchronous Counter

② Shift register behaviour (SISO) with feedback

③ In ring counter the very first flip-flop O/P is going to be ~~one.~~ 1 & it will rotate with clock.



Preset	clock	QA	QB	QC	QD	Clk
1	0	0	0	0	0	0

0	1	1	0	0	0	1
---	---	---	---	---	---	---

1	2	0	1	0	0	1
---	---	---	---	---	---	---

10	3	0	0	1	0	1
----	---	---	---	---	---	---

1	4	0	0	0	1	1
---	---	---	---	---	---	---

1	4	1	0	0	0	1
---	---	---	---	---	---	---

After 4 clock pulses it repeats itself.


Q0ECP-115

Designing of synchronous counter

Q Mod -8 synchronous Counter using J-K flip flop

$$\text{Step 1 :- } 2^n \geq N \Rightarrow 2^n \geq 8 \Rightarrow n = 3$$

Step 2:- state diagram



Step 3:- Excitation table of JK flip flop

Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Step 4:- Counter table

$J_C K_C$	Q_A	Q_B	Q_C	Q_{A+1}	Q_{B+1}	Q_{C+1}	$J_A K_A$	$J_B K_B$
1 X	0	0	0	0	0	0	1	0X 0X
X 1	0	0	1	0	1	0	0	0X 1X
1 X	0	1	0	0	1	1	DX	X0
X 1	0	1	1	1	0	0	1X	X1
1 X	1	0	0	1	0	1	X0	0X

Q_A	Q_B	Q_c	Q_{A+1}	Q_{B+1}	Q_{c+1}	$J_A K_A$	$J_B K_B$	$J_c K_c$
1	0	1	1	1	0	X0	1X	X1
1	1	0	1	1	1	X0	X0	1X
1	1	1	0	0	0	X1	X1	X1

Step 5 :- K-Map

Q_A	$Q_B Q_c$	00	01	11	10
0		0	1	1	0
1		X4	X5	X7	X6


Q_A	Q_B	Q_c
0	1	1
1	1	1

$\times \quad Q_B \quad Q_c$

Q_A	$Q_B Q_c$	00	01	11	10
0		X0	X1	X3	X2
1		4	X5	17	6

$$K_A = Q_B Q_c \quad J_B = Q_c \quad J_c = 1$$


$$K_B = Q_c \quad K_c = 1$$

Step 6 :- Implementation

Q Mod 5 synchronous counter

$$\text{Step 1: } 2^n \geq N \Rightarrow 2^n \geq 5 \Rightarrow n = 3$$

Step 2:- ~~o~~: State diagram



Step 3:- Excitation table of D

Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0

Step 4:- Counter table

Q_A	Q_B	Q_C	Q_{A+1}	Q_{B+1}	Q_{C+1}	D_A	D_B	D_C
1	0	1	x	x	x	x	x	x
1	1	0	x	x	x	x	x	x
1	1	1	x	x	x	x	x	x

Step 5:- K-Map

$$D_A = Q_B Q_C \quad 0 \rightarrow Q_A = 0$$

$$\begin{array}{|c|} \hline Q_A Q_B Q_C \\ \hline 1 & 0 & 0 \\ \hline \end{array} \rightarrow 000$$


$$D_B = Q_C \quad 0 \rightarrow Q_B = 0$$

$$\begin{array}{|c|} \hline Q_A Q_B Q_C \\ \hline 1 & 0 & 1 \\ \hline \end{array} \rightarrow 101$$

$$D_C = \bar{Q}_A \bar{Q}_C \quad 0 \rightarrow Q_C = 0$$


$$\begin{array}{c} \text{Q}_A \\ \curvearrowleft \\ 1 \end{array} \quad 000 \rightarrow 001 \rightarrow 010$$

20ECE-T-115

Random sequence

using T flip flop

Step 1:- Mod 5 $\Rightarrow 2^n \geq N \Rightarrow 2^n \geq 5 \Rightarrow n = 3$

Step 2:-Step 3:- Excitation Table :-

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

Step 4:- Counter Table :-

Q_A	Q_B	Q_C	Q_{A+1}	Q_{B+1}	Q_{C+1}	T_A	T_B	T_C
0	0	0	0	0	0	0	0	0
0	0	1	0	1	0	0	1	1
0	1	0	1	0	0	1	1	0
0	1	1	x	x	x	x	x	x

Q_A	Q_B	Q_C	Q_{A+1}	Q_{B+1}	Q_{C+1}	T_A	T_B	T_C
1	0	0	0	0	0	1	0	0
1	0	1	x	x	x	x	x	x
1	1	0	x	x	x	x	x	x
1	1	1	x	x	x	x	x	x

Step 5:- K-Map

$$T_A = Q_A + Q_B$$

$$T_B = Q_C + Q_B$$

$$T_C = Q_A' Q_B'$$

Implementation (Step 6):-

