



Experiment Title.:-1

Student Name:abcd UID: abcd

Branch: CSE Section/Group: 20bc28

Semester: 02 Date of Performance: 19/02/2021

Subject Name: BEEE LAB Subject Code: 20ELP-112

1. Aim: To verify Kirchhoff's Current Law (KCL) and study its liitations.

2. Apparatus:

| S. No. | Equipment Name | Specifications and ratings | Quantity in nos. | |
|--------|------------------------------|----------------------------|------------------|--|
| 1 | Regulated variable DC supply | 0 - 30 V, 0 - 2 A | 1 | |
| 2 | Digital multimeter | 0-30 V | 6 | |
| 3 | Resistors | Of different values | 6 | |
| 4 | Connecting wires | As per requirement | | |

3. Circuit Diagram:




Fig 2: Circuit Diagram of Kirchhoff's Current Law





4. Steps for Experiment:

- 1. Whook 1 battery of 9volts, 6 multimeters of 0-30 volts, 6 resistors of any value and few meters of connecting wires
- 2. Then we will need to connect them in the manner as shown above in the circuit diagram.
- 3. Different values of R_1 to R_6 were taken and readings of A_1 to A_6 were noted down.
- 4. All 6 multimeter showed different current values.
- 5. we then calculated their theoretical values and compared it with the values shown on the multimeter.
- 6. By this comparison we came to know the errors in our experiment.
- 7. Dividing the error then theoretical values we came to knew the error perfect.

5. Calculations/Theorems /Formulas used etc

Theory:-Kirchhoff's laws are used to deterine the current and voltage in different branches of an electric circuit which any not be easily solved by Ohrs law. These laws are applicable to both AC and DC circuits.

1.3.1 Statemt of Kirchhoff's First Law or Kirchhoff's Current Law (KCL) or Point Law:

It states that the algebraic sum of all the currents meting at a junction or a node in any electric circuit at any instant is zero.

1.3.2 Explanation:

Kirchhoff's Current Law. Kirchhoff's Current Law (**KCL**) is Kirchhoff's first law that deals with the conservation of charge entering and leaving a junction. The current law states that for a parallel path the total current entering a circuits junction is exactly equal to the total current leaving the samjunction.








Fig 1: Explanation of KCL

From bove diagram e can such as:

i1+i2+i6 = i3i+i4+i5

Calculations and Formulae:

Applying KCL junction B:

$$I_1 = I_2 + I_4$$
 (2)

Applying KVL junction C:

$$I_2 = I_{36} + I_5 \tag{3}$$

Calculations are done for all the readings being taken using Equations (2) and (3) to be applied at respective junctions.

FORMULAE:

ERROR=THEROTICAL VALUE - CALCULATED VALUE

ERROR PERCENT = ERROR/THEORETICAL VALUE * 100%





Since,

I1=I2+I4 -(1)

12 = 136 + 15 - (2)

THEREFORE,

I1=(2.08+3.46)mA

= 5.54mA -THEORETICAL VALUE

BUT ACCORDING TO EXPERIMENT,

I2=2.08mA

THEREFORE,


ERROR(I2) = -0.008mA

6. Observations/Discussions:

| Sl no. | Supply Voltage Vcd(V) | Ammeter I1 (A) | Ammeter I2 (A) | Ammeter I3 (A) | Ammeter I4 (A) | Ammeter I5(A) |
|--------|-----------------------------|-------------------|-------------------|----------------|-------------------|---------------|
| 1. | 9V | 5.53mA | 2.08mA | 0.692mA | 3.46mA | 1.38mA |







7. Percentage error (if any or applicable):

ERROR PERCENT = ERROR/THEORETICAL VALUE * 100% THEREFORE,

PERCENTAGE ERROR (I1) # 0.01/15.54 * 100%

= 0.18%

ERROR PERCENT = ERROR/THEORETICAL VALUE * 100% SIMILARLY,

PERCENTAGE ERROR (I2)/= -0.008/2.072 * 100%

= -0.38%





8. Result/Output/Ming Summary:

| Sl no. | Calculated values of current (A) | | Theoretical values of current(A) | | Percent error |
|-----------|--|--|--|--|---------------------|
| | I ₁ =I ₂ +I ₄ (A) | I ₂ =I ₃ +I ₅ (A) | I ₁ =I ₂ +I ₄ (A) | I ₂ =I ₃ +I ₅ (A) | I1% I2% ERROR ERROR |
| 1. | 5.53mA | 2.08mA | 5.54mA | 2.072mA | 0.18% -0.38% |

9. Graphs (If Any): Image/Soft copy of graph paper to be attached here:

NO GRAPH AVAILABLE

Learning outcomes (Nat I have learnt):

- 1. Learnt to measure the resistance and current.
- 2.Learnt about KCL law in details.
- 3. Learnt to design circuit in series or parallel connection.
- 4. Learnt to verify KCL law.

Evaluation Grid:

| Sr. No. | Parameters | Marks Obtained | Aximum Marks |
|---------|--------------------------------------|----------------------|--------------|
| 1. | ₩ksheet completion including writing | | 10 |
| | learning objectives/Outcomes.(To be | | |
| | submitted at the end of the day). | | |
| 2. | Post Lab Quiz Result. | | 5 |
| 3. | Student Engagement in | | 5 |
| | Simulation/Demonstration/Performance | | |
| | and Controls/Pre-Lab Questions. | | |
| | Signature of Faculty (with Date): | Total Maks Obtained: | |
| | - | | |
| | | | |



