Hardware Property Verification Flow Input Design Hardware Model **Specification** Verilog RTL LTL, SVA Design Description Granularity Bit-level Word-level Term-level **Software** Netlist Netlist Netlist Netlist AIG, EDIF, PLA, BTOR **CLU** ANSI-BLIF, XNF, BAF BENCH, BLIF-MV Verification Engines **Unbounded Engines Bounded Engines** Predicate IC3/PDR Symbolic

Abstraction Execution **Abstract** Interpretation

K-induction

Interpolation

BMC