NEC 304

STLD

Lecture 23
Finite State Machine Design Procedure

Rajeev Pandey

Department Of ECE

rajeevvce2007@gmail.com


Overview

- Design of systems that input flip flops and combinational logic
- ° Specifications start with a word description
- ° Create a state table to indicate next states
- Convert next states and outputs to output and flip flop input equations
 - Reduce logic expressions using truth tables
- ° Draw resulting circuits.



Lots of opportunities for interesting design


Concept of the State Machine



Designing Finite State Machines

- Specify the problem with words
 - ° (e.g. Design a circuit that detects three consecutive 1 inputs)
- Assign binary values to states
- Develop a state table
- Use K-maps to simplify expressions
 - $^{\circ}$ Flip flop input equations and output equations
- Create appropriate logic diagram
 - Should include combinational logic and flip flops

Example: Detect 3 Consecutive 1 inputs



- $^{\circ}$ State S₀: zero 1s detected
 - State S₁: one 1 detected
- State S₂: two 1s detected
- State S₃: three 1s detected

Fig. 5-24 State Diagram for Sequence Detector

- Note that each state has 2 output arrows
- Two bits needed to encode state

State Table for Sequence Detector

Present State	Input	Next State	Output
AB	X	АВ	y
0 0	0	0 0	0
0 0	1	0 1	0
0 1	0	0 0	0
0 1	1	1 0	0
1 0	0	0 0	0
1 0	1	1 1	0
1 1	0	0 0	1
1 1	1	1 1	1

Sequence of outputs, inputs, and flip flop states enumerated in state table

Present state indicates current value of flip flops

Next state indicates state after next rising clock edge

Output is output value on current clock edge

$$^{\circ}$$
 S₀ = 00

$$^{\circ}$$
 S₂ = 10

$$^{\circ}$$
 S₁ = 01

$$^{\circ}$$
 S₃ = 11

Finding Expressions for Next State and Output Value

- Create K-map directly from state table (3 columns = 3 K-maps)
- Minimize K-maps to find SOP representations

 $D_A = Ax + Bx$

Separate circuit for each next state and output value




Fig. 5-25 Maps for Sequence Detector

 $D_B = Ax + B'x$

y = AB

Circuit for Consecutive 1s Detector

- Note location of state flip flops
- Output value (y) is function of state
- This is a Moore machine.





Fig. 5-26 Logic Diagram of Sequence Detector

Concept of the State Machine

Example: Odd Parity Checker

Assert output whenever input bit stream has odd # of 1's



State Diagram

Present State	Input	Next State	Output
Even	0	Even	0
Even	1	Odd	0
Odd	0	Odd	1
Odd	1	Even	1

Symbolic State Transition Table

Present State	Input	Next State	Output
0	0	0	0
0	1	1	0
1	0	1	1
1	1	0	1

Encoded State Transition Table


- Note: Present state and output are the same value
 - ° Moore machine

Concept of the State Machine

Example: Odd Parity Checker

Next State/Output Functions


 $NS = PS \times PI$; OUT = PS



Timing Behavior: Input 1 0 0 1 1 0 1 0 1 1 1 0

Mealy and Moore Machines


Solution 1: (Mealy)



Mealy Machine: Output is associated with the state transition

- Appears <u>before</u> the state transition is completed (by the next clock pulse).

Solution 2: (Moore)




Moore Machine: Output is associated with the state


-Appears <u>after</u> the state transition takes place.

Step 1. Specify the problem

- □ Deliver package of gum after 15 cents deposited
- □Single coin slot for dimes, nickels
- **□**No change
- □ Design the FSM using combinational logic and flip flops



State Diagram



Reuse states whenever possible

Present State	Inpu D	rts N	Next State	Output Open
	0	0	0¢	0
	0	1	5¢	0
	1	0	10¢	0
	1	1	X	Χ
5¢	0	0	5¢	0
	0	1	10¢	0
	1	0	15¢	0
	1	1	X	Χ
10¢	0	0	10¢	0
	0	1	15¢	0
	1	0	15¢	0
	1	1	X	X
15¢	Χ	Χ	15¢	1


Symbolic State Table

State Encoding


How many flip-flops are needed?

Present State Q ₁ Q ₀	Inputs D N	Next State D ₁ D ₀	Output Open
0 0	0 0	0 0	0
	0 1	0 1	0
	1 0	1 0	0
	1 1	ХХ	X
0 1	0 0	0 1	0
	0 1	1 0	0
	1 0	1 1	0
	1 1	ХХ	X
1 0	0 0	1 0	0
	0 1	1 1	0
	1 0	1 1	0
	1 1	ХХ	X
1 1	0 0	1 1	1
	0 1	1 1	1
	1 0	1 1	1
	1 1	X X	X
		I	

Determine F/F implementation



Minimized Implementation



Vending machine FSM implementation based on D flip-flops(Moore

Summary

- ° Finite state machines form the basis of many digital systems
- ° Designs often start from clear specifications
- ° Develop state diagram and state table
- ° Optimize using combinational design techniques
- ° Mealy or Moore implementations possible
 - Can model approach using HDL.

