



Multicores and Cache coherence

Arkaprava Basu

<https://www.csa.iisc.ac.in/~arkapravab/>




Acknowledgements

- Some of the slides in the deck were provided by Luis Ceze (Washington), Nima Horanmand (Stony Brook), Mark Hill, David Wood, Karu Sankaralingam (Wisconsin), Abhishek Bhattacharjee (Yale).


What are Multicore chips?

- Multiple replicated cores on a single chip




What are Multicore chips?

- Multiple replicated cores on a single chip




What are Multicore chips?

- Multiple replicated cores on a single chip




What are Multicore chips?

- Multiple replicated cores on a single chip




Examples: Apple A14 (iPhone 12) 6 cores
Intel i7-10700T (desktop class) 8 cores
AMD Epyc gen 2 (server class) 64 cores

Why have Multicores?




Historical data from Stanford CUPDB

Why have Multicores?




Why have Multicores?



Historical data from Stanford CUPDB


Multicores was a compulsion and not a choice

Schematic: Physical connection




DRAM
(Off chip)


Schematic: Physical connection




Schematic: Physical connection



Schematic: Physical connection




Choice of Interconnects: Bus



Good for small number of cores


Choice of Interconnects: Ring

Packetized network



Choice of Interconnects: Ring

Packetized network




Used till very recently in Intel processors

Can be used as broadcast medium; good for moderate number of cores

Choice of Interconnects: Mesh


Scalable,
point-to-point,
Better for larger
number of cores



Latest Intel
server processors
uses mesh

Choice of Interconnects: Mesh

Scalable,
point-to-point,
Better for larger
number of cores



Latest Intel
server processors
uses mesh


Many other options:
Crossbar, torus etc.




Software's view of multicore

Need for cache coherence


Software's view of multicore



Software's view of multicore




Software's view of multicore



Cache **In**-coherence problem


- Variable A initially has value 0
- C1 stores value 1 into A
- C2 loads A from memory and sees old value 0



Simplified view of a multicore

Cache **In**-coherence problem


- Variable A initially has value 0
- C1 stores value 1 into A
- C2 loads A from memory and sees old value 0



Simplified view of a multicore

Cache **In**-coherence problem


- Variable A initially has value 0
- C1 stores value 1 into A
- C2 loads A from memory and sees old value 0



Simplified view of a multicore

Cache **In**-coherence problem

- Variable A initially has value 0
- C1 stores value 1 into A
- C2 loads A from memory and sees old value 0



Simplified view of a multicore



Goal of Cache coherence

- Keep contents of private caches coherent
 - ▶ Software should get the “latest” data
- Cache coherence subsystem orders (total order) all writes to a given memory address/location
 - ▶ It does it for all memory address/location

Goal of Cache coherence

- Keep contents of private caches coherent
 - ▶ Software should get the “latest” data



- Cache coherence subsystem orders (total order) all writes to a given memory address/location
 - ▶ It does it for all memory address/location

- Two design classes of cache coherence subsystems
 - ▶ Snoopy coherence protocol
 - ▶ Directory coherence protocol (if time permits)




Snoopy cache coherence

- Relies on broadcast-based interconnection network
 - Typically Bus or Ring




- All caches must monitor (aka “snoop”) all traffic
 - And keep track of cache line states based on the observed traffic

Snoopy cache coherence



Example: **MSI** coherence protocol


Snoopy cache coherence



Example: **MSI** coherence protocol

Snoopy cache coherence

Coherence state of the cache block



Example: **MSI** coherence protocol

Snoopy cache coherence


Coherence state of the cache block



M = Modified
(Read/Write)

S = Shared
(Read-only)

I = Invalid
(Not-present/
No permission)



Coherence controller (CC)

Bus (broadcast medium)

Role of CC:


- (1) Snoop on every transaction on bus.
 - (2) Respond to bus transactions
 - (3) Change coherence state or invalidate local \$ block
 - (4) Observe local core's Id/st and (possibly) initiate bus transactions
- [Implements an FSM]

Example: **MSI** coherence protocol

Ex: MSI protocol in action (1)


Invalid

→ Transition caused by local action




Invariant: Only one writer (M) per block; Many sharers (S) okay

Ex: MSI protocol in action (1)




→ Transition caused by local action




Invariant: Only one writer (M) per block; Many sharers (S) okay

Ex: MSI protocol in action (1)




→ Transition caused by local action




Invariant: Only one writer (M) per block; Many sharers (S) okay

Ex: MSI protocol in action (1)




→ Transition caused by local action




Invariant: Only one writer (M) per block; Many sharers (S) okay

Ex: MSI protocol in action (2)




- Transition caused by local action
- Transition caused by bus message




Invariant: Only one writer (M) per block; Many sharers (S) okay

Ex: MSI protocol in action (2)




—————> Transition caused by local action
 - - - - -> Transition caused by bus message




Invariant: Only one writer (M) per block; Many sharers (S) okay

Ex: MSI protocol in action (2)




—————> Transition caused by local action
 - - - - -> Transition caused by bus message




Invariant: Only one writer (M) per block; Many sharers (S) okay

Ex: MSI protocol in action (2)





—————> Transition caused by local action
 - - - - -> Transition caused by bus message





Invariant: Only one writer (M) per block; Many sharers (S) okay

Ex: MSI protocol in action(3)





Invariant: Only one writer (M) per block; Many sharers (S) okay

Ex: MSI protocol in action(3)




Invariant: Only one writer (M) per block; Many sharers (S) okay

Ex: MSI protocol in action (4)




Invariant: Only one writer (M) per block; Many sharers (S) okay

Ex: MSI protocol in action (4)




Invariant: Only one writer (M) per block; Many sharers (S) okay

Ex: MSI protocol in action (4)



Invariant: Only one writer (M) per block; Many sharers (S) okay

Ex: MSI protocol in action (4)




Invariant: Only one writer (M) per block; Many sharers (S) okay

Load / BusRd



Invariant: Only one writer (M) per block; Many sharers (S) okay

Ex: MSI protocol in action (4)





Invariant: Only one writer (M) per block; Many sharers (S) okay

Load / BusRd





Invariant: Only one writer (M) per block; Many sharers (S) okay

Ex: MSI protocol in action (4)




Invariant: Only one writer (M) per block; Many sharers (S) okay

Ex: MSI protocol in action (5)





Invariant: Only one writer (M) per block; Many sharers (S) okay

Ex: MSI protocol in action (5)





Invariant: Only one writer (M) per block; Many sharers (S) okay

Ex: MSI protocol in action (5)




Invariant: Only one writer (M) per block; Many sharers (S) okay

Ex: MSI protocol in action (5)




Invariant: Only one writer (M) per block; Many sharers (S) okay

Ex: MSI protocol in action (5)




Invariant: Only one writer (M) per block; Many sharers (S) okay

Ex: MSI protocol in action (6)




Invariant: Only one writer (M) per block; Many sharers (S) okay

Ex: MSI protocol in action (6)




Invariant: Only one writer (M) per block; Many sharers (S) okay

Ex: MSI protocol in action (6)




Invariant: Only one writer (M) per block; Many sharers (S) okay

Ex: MSI protocol in action (6)




Invariant: Only one writer (M) per block; Many sharers (S) okay

Ex: MSI protocol in action (6)




Invariant: Only one writer (M) per block; Many sharers (S) okay

Ex: MSI protocol in action (7)




Invariant: Only one writer (M) per block; Many sharers (S) okay

Ex: MSI protocol in action (7)



Invariant: Only one writer (M) per block; Many sharers (S) okay

Ex: MSI protocol in action (7)




Invariant: Only one writer (M) per block; Many sharers (S) okay

Load / BusRd




Invariant: Only one writer (M) per block; Many sharers (S) okay

Ex: MSI protocol in action (7)




Invariant: Only one writer (M) per block; Many sharers (S) okay

Ex: MSI protocol in action (7)




Invariant: Only one writer (M) per block; Many sharers (S) okay

Ex: MSI protocol in action (8)




Invariant: Only one writer (M) per block; Many sharers (S) okay

Ex: MSI protocol in action (8)




Invariant: Only one writer (M) per block; Many sharers (S) okay

Ex: MSI protocol in action (8)




Invariant: Only one writer (M) per block; Many sharers (S) okay

Ex: MSI protocol in action (8)



Invariant: Only one writer (M) per block; Many sharers (S) okay

Ex: MSI protocol in action (10)



- Cache actions:
 - Load, Store, Evict
- Bus transaction / messages:
 - BusRd, BusRdX, BusInv, BusWB, BusReply

Invariant: Only one writer (M) per block; Many sharers (S) okay

Load / BusRd




- Cache actions:
 - ▶ Load, Store, Evict
- Bus transaction /messages:
 - ▶ BusRd, BusRdX, BusInv, BusWB, BusReply

CCs in every private cache implements the same FSM for each \$ block

Load, Store / --


Invariant: Only one writer (M) per block; Many sharers (S) okay

Putting it together: Coherence



Example: **MSI** coherence protocol


Putting it together: Coherence



Example: **MSI** coherence protocol

Putting it together: Coherence


\$ A (if present, "I" state otherwise)



Example: **MSI** coherence protocol

Putting it together: Coherence


\$ A (if present, "I" state otherwise)



Example: **MSI** coherence protocol


Putting it together: Coherence

\$ A (if present, "I" state otherwise)




Example: **MSI** coherence protocol

Putting it together: Coherence



Example: **MSI** coherence protocol


Putting it together: Coherence



Example: **MSI** coherence protocol


Putting it together: Coherence

\$ A (if present, "I" state otherwise)



Example: **MSI** coherence protocol

Putting it together: Coherence




Example: **MSI** coherence protocol

Putting it together: Coherence

\$ A (if present, "I" state otherwise)

Tag Data

What is the state?



Example: **MSI** coherence protocol

\$ A (if present, "I" state otherwise)



Many possible protocols

- MSI protocol is not the only possibility
 - ▶ It's a basic protocol
- MESI protocol optimizes for access pattern where the same data is read and then immediately written by a thread

The diagram illustrates a cache coherence protocol with four states: Invalid, Shared, Exclusive, and Modified. The transitions between these states are defined by specific bus operations and responses:

- Invalid State:**
 - Self-loop: Load / BusRd (if someone else has it)
 - To Shared: BusInv, BusRdX / [BusReply]
 - To Exclusive: BusRd / BusRdX
 - To Modified: Store / BusRdX
- Shared State:**
 - Self-loop: BusRd / [BusReply]
 - To Invalid: Evict / --
 - To Exclusive: Store / BusRdX
- Exclusive State:**
 - Self-loop: Load / --
 - To Invalid: Load / BusRd (if no one else has it)
 - To Shared: BusRd / BusRdX
 - To Modified: Store / --
- Modified State:**
 - Self-loop: Load, Store / --
 - To Invalid: BusRdX / BusReply
 - To Exclusive: BusRd / BusReply

"E" state: Similar to "M" but not written to yet (clean). On a Read, "I" → "E", if no other private cache have the block.

Many possible protocols

- MSI protocol is not the only possibility
 - ▶ It's a basic protocol
- M**E**SI protocol optimizes for access pattern where the same data is read and then immediately written by a thread
- M**O**ESI further optimizes for producer-consumer access pattern in applications

Take away

- Multicores: Multiple replicated cores, along with own private caches that typically shares a larger LLC
- Cache coherence protocols keeps the private caches coherent
- Many possible ways to implement coherence



Directory coherence protocols

Scalable cache coherence

Problems w/ Snoopy Coherence

1) Interconnect bandwidth

- ▶ **Problem:** Bus and Ring are not scalable interconnects
 - Limited bandwidth
 - Cannot support more than a dozen or so processors
- ▶ **Solution:** Replace non-scalable interconnect (ring or bus) with a scalable one (e.g., mesh)

Problems w/ Snoopy Coherence

1) Interconnect bandwidth



- ▶ **Problem:** Bus and Ring are not scalable interconnects
 - Limited bandwidth
 - Cannot support more than a dozen or so processors
- ▶ **Solution:** Replace non-scalable interconnect (ring or bus) with a scalable one (e.g., mesh)

2) Cache snooping bandwidth




- ▶ **Problem:** All caches must monitor all bus traffic; most snoops result in no action
- ▶ **Solution:** Replace non-scalable broadcast protocol (spam everyone) with scalable directory protocol (notify cores that care)
 - The “directory” keeps track of “sharers”

Directory Coherence Protocols

- Typically use point-to-point scalable networks
 - Such as Crossbar or Mesh



Issues with point-to-point networks



Advantages:

- better electrical behavior (shorter wires)
- coherence transaction parallelism


Problem: unordered network

Nodes may observe messages in different orders

Is this a problem?


(May break the write propagation constraint)

Ordering – What is wrong here?




Ordering – What is wrong here?

What caused the problem here?




Ordering – What is wrong here?



What caused the problem here?

How do we fix it?

Ordering – What is wrong here?



What caused the problem here?

How do we fix it?

Need a single point of
ordering for all coherence
transactions to a given
address → directory

Directory Coherence Protocols

- Each physical cache line has a *home node/core/controller*
- Extend memory controller (or LLC bank) to track caching information for cache lines for which it is home
 - ▶ Information kept in a hardware structure called *Directory*


Directory Coherence Protocols

- Each physical cache line has a ***home node/core/controller***
- Extend memory controller (or LLC bank) to track caching information for cache lines for which it is home
 - ▶ Information kept in a hardware structure called ***Directory***
- For each physical cache line, a ***home directory*** tracks:
 - ▶ ***Owner***: core that has a dirty copy (i.e., M state)
 - ▶ ***Sharers***: cores that have clean copies (i.e., S state)


Directory Coherence Protocols

- Each physical cache line has a ***home node/core/controller***
- Extend memory controller (or LLC bank) to track caching information for cache lines for which it is home
 - ▶ Information kept in a hardware structure called ***Directory***
- For each physical cache line, a ***home directory*** tracks:
 - ▶ ***Owner***: core that has a dirty copy (i.e., M state)
 - ▶ ***Sharers***: cores that have clean copies (i.e., S state)
- Cores send coherence requests to home directory
- Home directory forwards messages only to cores that “care” (i.e., cores that might have a copy of the line)


MSI Directory Example: Step #1




MSI Directory Example: Step #2




MSI Directory Example: Step #2




MSI Directory Example: Step #3




MSI Directory Example: Step #4




MSI Directory Example: Step #5




MSI Directory Example: Step #6




MSI Directory Example: Step #7




MSI Directory Example: Step #8




MSI Directory Example: Step #9




MSI Directory Example: Step #10




MSI Directory Example: Step #10




MSI Directory Example: Step #10




MSI Directory Example: Step #11




MSI Directory Example: Step #12



MSI Directory Example: Step #12




MSI Directory Example: Step #13



Directory Flip Side: Latency

- Directory protocols
 - + Lower bandwidth consumption → more scalable
 - ▶ Longer latencies
- Two read miss situations
- Unshared: get data from memory
 - ▶ Snooping: 2 hops ($C_0 \rightarrow \text{LLC/memory} \rightarrow C_0$)
 - ▶ Directory: 2 hops ($C_0 \rightarrow \text{LLC/memory} \rightarrow C_0$)
- Shared or exclusive: get data from other processor (P1)
 - ▶ Assume cache-to-cache transfer optimization
 - ▶ Snooping: 2 hops ($C_0 \rightarrow C_1 \rightarrow C_0$)
 - ▶ Directory: **3 hops** ($C_0 \rightarrow \text{Dir/LLC} \rightarrow C_1 \rightarrow C_0$)
 - ▶ Common, with many processors high probability someone has it





Directory Flip Side: Complexity

- Latency not the only issue for directories
 - ▶ Subtle correctness issues as well
 - ▶ Stem from unordered nature of underlying inter-connect
- Individual requests to single cache must be ordered
 - ▶ Point-to-point network: requests may arrive in different orders
 - Directory has to enforce ordering explicitly
 - Cannot initiate actions on request B...
 - Until all relevant processors have completed actions on request A
 - Requires directory to collect acks, queue requests, etc.
- Directory protocols
 - ▶ Obvious in principle
 - ▶ Complicated in practice
 - ▶ **State space explosion due to unordered network**
 - ▶ **Need to consider various possible coherence message races**