

## Multicores and Cache coherence

Arkaprava Basu

https://www.csa.iisc.ac.in/~arkapravab/

#### Indian Institute of Science (IISc), Bangalore, India



## Acknowledgements


Some of the slides in the deck were provided by Luis Ceze (Washington), Nima Horanmand (Stony Brook), Mark Hill, David Wood, Karu Sankaralingam (Wisconsin), Abhishek Bhattacharjee(Yale).

8/9/2018



## What are Multicore chips?


Multiple replicated cores on a single chip





## What are Multicore chips?

Multiple replicated cores on a single chip





Pipeline, execution

## What are Multicore chips?

Multiple replicated cores on a single chip

Replicated M

Each "core"
can work
independently

Shared L3 Cache

Wemory Controller


Private L1/L2
caches



## What are Multicore chips?

Multiple replicated cores on a single chip

Pipeline, execution units



Private L1/L2 caches


Examples: Apple A14 (iPhone 12) 6 cores

Intel i7-10700T (desktop class) 8 cores

AMD Epyc gen 2 (server class) 64 cores




## Why have Multicores?






## Why have Multicores?



Historical data from Stanford CUPDB




Why have Multicores?



Historical data from Stanford CUPDB

Multicores was a compulsion and not a choice









DRAM (Off chip)


















#### Choice of Interconnects: Bus



Good for small number of cores




## Choice of Interconnects: Ring





## Choice of Interconnects: Ring




Can be used as broadcast medium; good for moderate number of cores



Choice of Interconnects: Mesh

Scalable, point-to-point,

Better for larger number f cores






Choice of Interconnects: Mesh

Scalable, point-to-point,

Better for larger number f cores






# Software's view of multicore

Need for cache coherence


12/20/2020




### Software's view of multicore















- Variable A initially has value 0
- C1 stores value 1 into A
- C2 loads A from memory and sees old value 0






- Variable A initially has value 0
- C1 stores value 1 into A
- C2 loads A from memory and sees old value 0






- Variable A initially has value 0
- C1 stores value 1 into A
- C2 loads A from memory and sees old value 0





- Variable A initially has value 0
- C1 stores value 1 into A
- C2 loads A from memory and sees old value 0





#### Goal of Cache coherence

- Keep contents of private caches coherent
  - Software should get the "latest" data

- Cache coherence subsystem orders (total order) all writes to a given memory address/location
  - ► It does it for all memory address/location



#### Goal of Cache coherence

- Keep contents of private caches coherent
  - Software should get the "latest" data

- Cache coherence subsystem orders (total order) all writes to a given memory address/location
  - ► It does it for all memory address/location


- Two design classes of cache coherence subsystems
  - Snoopy coherence protocol




Directory coherence protocol (if time permits)




- Relies on broadcast-based interconnection network
  - Typically Bus or Ring






- All caches must monitor (aka "snoop") all traffic
  - And keep track of cache line states based on the observed traffic






Example: MSI coherence protocol






Example: MSI coherence protocol





Example: MSI coherence protocol





Example: MSI coherence protocol

Id/st and (possibly) initiate bus transactions


[Implements an FSM]



## Ex: MSI protocol in action (1)




Transition caused by local action




Invariant: Only one writer (M) per block; Many sharers (S) okay



## Ex: MSI protocol in action (1)




Transition caused by local action




Invariant: Only one writer (M) per block; Many sharers (S) okay



## Ex: MSI protocol in action (1)




→ Transition caused by local action




Invariant: Only one writer (M) per block; Many sharers (S) okay







Transition caused by local action









Transition caused by local action----> Transition caused by bus message














→ Transition caused by local action
----> Transition caused by bus message











































































































































































# Ex: MSI protocol in action (10)




Invariant: Only one writer (M) per block; Many sharers (S) okay













\$ A (if present, "I" state otherwise)






\$ A (if present, "I" state otherwise)







\$ A (if present, "I" state otherwise)















\$ A (if present, "I" state otherwise)






\$ A (if present, "I" state otherwise)





\$ A (if present, "I" state otherwise) Tag Data What is the state? Load / BusRd nv, BusRdX-/ [BusReply] LLC HC LLC Bank 0 Bank I Bank 2 Bank 3 Memory controller Load. Store / --








# Many possible protocols

- MSI protocol is <u>not</u> the only possibility
  - ► It's a basic protocol

 MESI protocol optimizes for access pattern where the same data is read and then immediately written by a thread



# FSM for MESI protocol





# Many possible protocols

- MSI protocol is <u>not</u> the only possibility
  - ► It's a basic protocol

 MESI protocol optimizes for access pattern where the same data is read and then immediately written by a thread

 MOESI further optimizes for producer-consumer access pattern in applications



# Take away

 Multicores: Multiple replicated cores, along with own private caches that typically shares a larger LLC

 Cache coherence protocols keeps the private caches coherent

Many possible ways to implement coherence



Scalable cache coherence

12/20/2020 31



## Problems w/ Snoopy Coherence

- 1) Interconnect bandwidth
  - ► Problem: Bus and Ring are not scalable interconnects
    - Limited bandwidth
    - Cannot support more than a dozen or so processors
  - Solution: Replace non-scalable interconnect (ring or bus) with a scalable one (e.g., mesh)



## Problems w/ Snoopy Coherence

#### 1) Interconnect bandwidth


- ► Problem: Bus and Ring are not scalable interconnects
  - Limited bandwidth
  - Cannot support more than a dozen or so processors
- Solution: Replace non-scalable interconnect (ring or bus) with a scalable one (e.g., mesh)


#### 2) Cache snooping bandwidth

- ► Problem: All caches must monitor all bus traffic; most snoops result in no action
- ► Solution: Replace non-scalable broadcast protocol (spam everyone) with scalable <u>directory</u> protocol (notify cores that care)
  - The "directory" keeps track of "sharers"




- Typically use point-to-point scalable networks
  - Such as Crossbar or Mesh







# Table 1 Section 1

## Issues with point-to-point networks








#### Advantages:

- better electrical behavior (shorter wires)
- coherence transaction parallelism


Problem: unordered network Nodes may observe messages in different orders Is this a problem?

(May break the write propagation constraint)





















- Each physical cache line has a home node/core/contoller
- Extend memory controller (or LLC bank) to track caching information for cache lines for which it is home
  - ► Information kept in a hardware structure called *Directory*




- Each physical cache line has a *home node/core/contoller*
- Extend memory controller (or LLC bank) to track caching information for cache lines for which it is home
  - ► Information kept in a hardware structure called *Directory*
- For each physical cache line, a home directory tracks:
  - Owner: core that has a dirty copy (i.e., M state)
  - Sharers: cores that have clean copies (i.e., S state)




- Each physical cache line has a *home node/core/contoller*
- Extend memory controller (or LLC bank) to track caching information for cache lines for which it is home
  - ► Information kept in a hardware structure called *Directory*
- For each physical cache line, a *home directory* tracks:
  - Owner: core that has a dirty copy (i.e., M state)
  - Sharers: cores that have clean copies (i.e., S state)
- Cores send coherence requests to home directory
- Home directory forwards messages only to cores that "care" (i.e., cores that might have a copy of the line)























































































## **Directory Flip Side: Latency**

- Directory protocols
  - + Lower bandwidth consumption → more scalable
  - Longer latencies
- Two read miss situations
- Unshared: get data from memory
  - Snooping: 2 hops (C0→LLC/memory→C0)
  - ► Directory: 2 hops (C0→LLC/memory→C0)



- Assume cache-to-cache transfer optimization
- ► Snooping: 2 hops (C0→C1→C0)
- ▶ Directory: 3 hops (C0→Dir/LLC→C1→C0)
- Common, with many processors high probability someone has it





## Directory Flip Side: Complexity

- Latency not the only issue for directories
  - Subtle correctness issues as well
  - Stem from unordered nature of underlying inter-connect
- Individual requests to single cache must be ordered
  - Point-to-point network: requests may arrive in different orders
    - Directory has to enforce ordering explicitly
    - Cannot initiate actions on request B...
    - Until all relevant processors have completed actions on request A
    - Requires directory to collect acks, queue requests, etc.

#### Directory protocols

- Obvious in principle
- Complicated in practice
- State space explosion due to unordered network
- Need to consider various possible coherence message races