








@CSE-IIT Kanpur*





MICROARCHITECTURE-SECURITY@WINTER SCHOOL



@CSE-IIT Kanpur*

Disclaimer


Talk is not about leaking information from your machines through MS teams.


I am not trying for the same. Trust me ©

After the talk, if your password is compromised, It is not me ©


Let's start the talk then ...

Architecture:101






Microarchitecture:101



5

From Performance to Security: 10K Feet View



















CAWS Talks and Ideas: Secure?













CAWS Talks and Ideas: Secure?


Attacker



Attacker



What Is Security?



Security: A bit Subtle

Confidentiality

You do not **see (READ)** what you are not supposed to see


Integrity

You do not **change (WRITE)** what you are not supposed to see


Availability

You do not affect (DELAY) others (un)intentionally

Attacks Inside



Media Articles 😊



Brushing-up: Information Leakage

 $x \leftarrow 1$ **for** $i \leftarrow |e|$ -1 **downto** 0 do Exponent *e* is used for $x \leftarrow x^2 \bmod n$ square if $(e_i = 1)$ then $x = xb \mod n$ endif multiply done

return x


Modular exponentiation, b^e mod n

decryption

 e_i = 0, Square Reduce (SR) $e_i = 1$, SRMR

Attacker tries to get the e

Timing Channel




Toy Example: Flush Based Attacks

If secret=1 do
 access(&a)
else // secret=0
no-access

Victim

flush(&a) t1=start_timer access(&a) t2=end_timer **Attacker**









Fast - 1

Slow - 0

Side and Covert Channels










Victim


Side-channel attacks











Oh Yes!!

Shared LLC Attacks

Attacks at the LLC exploit timing channels: $LLC \ miss > LLC \ hit$



Flush + Reload

Evict + Reload

Prime + Probe


clflush

Eviction based attacks

Threat Model




Knowing the victim *has accessed a cache set* (*line*) can be considered as a *successful* attack



Step 0:Spy *maps* the shared library, shared in the cache






Step 0:Spy *maps* the shared library, shared in the cache

Step 1:Spy *flushes* the cache block






Step 0:Spy *maps* the shared library, shared in the cache

Step 1:Spy *flushes* the cache block

Step 2: Victim *reloads* the cache block





Step 0:Spy *maps* the shared library, shared in the cache


Step 1:Spy *flushes* the cache block

Step 2: Victim *reloads* the cache block



Step 3: Spy *reloads* the cache block (hit/miss)

Flush + Flush




Step 0:Spy *maps* the shared library, shared in the cache

Step 1:Spy *flushes* the cache block



Flush + Flush




Step 0:Spy *maps* the shared library, shared in the cache

Step 1:Spy *flushes* the cache block

Step 2: Victim *reloads* the cache block



Flush + Flush



Step 0:Spy *maps* the shared library, shared in the cache


Step 1:Spy *flushes* the cache block

Step 2: Victim *reloads* the cache block



Step 3: Spy *flushes* the cache block again

Confused?



No sharing?

What If I do not share anything with you ??



Do not worry, I have Amazon Prime






Whaaaaat?!








Prime+Probe



Step 0:Spy *fills* the entire shared cache



Prime+Probe




Step 0:Spy *fills* the entire shared cache

Step 1: Victim *evicts* cache blocks while running



Prime+Probe



Step 0:Spy *fills* the entire shared cache


Step 1: Victim *evicts* cache blocks while running

Step 2: Spy *probes* the cache set



If misses then victim has accessed the set

Same at the DRAM




Row buffer hit/miss


Same at all the shared resources

Is it that Simple?


Notion of Time Gap




Inclusiveness



Inclusiveness



Inclusiveness



Attacker knows whether victim has accessed a set or not

System Noise




DVFS aware

Aware of co-location of victim

Fast and Stealthier

High accuracy even on noisy systems



https://car3s.github.io/dabangg/



New Noise-Resilient Attack On Intel and AMD CPUs

Makes Flush-based Attacks Effective



New Technique Improves Effectiveness of Timing Channel Attacks

By Ionut Arghire on June 01, 2020









Two researchers have discovered a new timing channel attack technique that remains effective even if multiple processes are running on a system.


Called DABANGG (the Hindi word for fearless), the newly proposed technique improves the effectiveness of flush-based attacks such as Flush+Reload and Flush+Flush, researchers Anish Saxena and Biswabandan Panda from the Indian Institute of Technology Kanpur claim in a research paper.

How Practical?



Future is uncertain, if we do not take care of present attacks, future may be worse &

Spectre and Meltdown





Spectre in Action: Fasten Your Seat Belts

```
int CAWSArray = [100, 200, 300];
int attacker = 4;
                                    DRAM LOAD
if (attacker < sizeof(CAWSArray))</pre>
      y = MyArray[CAWSArray[attacker]*512]
                              → DRAM LOAD
```

```
int CAWSArray = [100, 200, 300];
int attacker = 4;
if (attacker < sizeof(CAWSArray))
    y = MyArray[CAWSArray[attacker]*512]</pre>
```



Branch predictor returns TRUE 🕾

```
int CAWSArray = [100, 200, 300];
int attacker = 4;
if (attacker < sizeof(CAWSArray))
    y = MyArray[CAWSArray[attacker]*512]</pre>
```





Branch predictor returns TRUE 😊

TTTTTTTT Attacker has mis-trained it 🕾 🕾

How? By using values less than 3 always 🕾 🕾

```
int CAWSArray = [100, 200, 300];
int attacker = 4;
if (attacker < sizeof(CAWSArray))
    y = MyArray[CAWSArray[attacker]*512]</pre>
```

Branch predictor returns TRUE 🕾

Attacker has mis-trained it 😊 😊

Processor is on the wrong-path 😊 😊

```
int CAWSArray = [100, 200, 300];
int attacker = 4;
if (attacker < sizeof(CAWSArray))
    y = MyArray[CAWSArray[attacker]*512]</pre>
```

Branch predictor returns TRUE 🕾

Attacker has mis-trained it 😊 😊

Processor is on the wrong-path 😊 😊

Branch resolution latency 200 cycles 😊 🗇 🗇

Within these 200 cycles ©

```
int CAWSArray = [100, 200, 300];
int attacker = 4;
if (attacker < sizeof(CAWSArray))
    y = MyArray[CAWSArray[attacker]*512]</pre>
```

CAWSArray[4] is in L1/L2/L3 😊

The address is in the cache 😊 😊

Yes, you guessed it right: F+R, P+P cache attacks 🕾 🕾

Picture Abhi Baki Hai © After 200 cycles

Processor realized it was a mistake and *flushed* all wrong path instructions

But cache has the data 😊

y = MyArray[CAWSArray[attacker]*512]

LOAD MyArray[0] 60 ns LOAD MyArray[512] 60 ns LOAD MyArray[1024] 5 ns Bingo!! <u>CAWSArray[attacker] = 2</u>

Meltdown: The O3 Curse!!



- raise_exception();
- 2. // line below is never reached
- 3. secret=KernelArray[data*4096];

- secret=KernelArray[data*4096];
- 2. raise_exception();

Kernel Trap


Out-of-order (O3) as it has no dependency

What about page-fault?

Mitigations: Read it On your Own!!

Attacks in the Cloud






Attacks in the Cloud



I use cloud


No fear of information leakage??














CPU #2



DRAM











Gotcha!!


Pea and the Princess (LLC/DRAM and the Cloud)








RowHammer (Time for Integrity based attacks)




Repeatedly opening and closing a row induces disturbance errors in adjacent rows




"It's like breaking into an apartment by repeatedly slamming a neighbor's door until the vibrations open the door you were after" – Motherboard Vice

RowHammer





- 1. Avoid *cache hits*
 - Flush X from cache
- 2. Avoid *row hits* to X
 - Read Y in another row



RowHammer (But Why? Read it Later)

```
loop:
  mov (X), %eax
  mov (Y), %ebx
  clflush (X)
  clflush (Y)
  mfence
  jmp loop
```


Some Cool Attacks




Before powering off


Freeze it to -50 ° C

Cool It Down (Data remanence, cold-boot attack)






Put It Back









After Five Seconds




After 30 Seconds



After 300 Seconds



DOS Attacks: At the DRAM (Availability)



How?

```
// initialize large arrays A,
B

streaming
for (j=0; j<N; j++) {
  index = j*linesize;
  A[index] = B[index];
  ...
}</pre>
STREAM
```

Sequential memory access

high row buffer locality (96% hit rate)

Memory Intensive

Random

Low row buffer locality (3% hit rate)

Memory Intensive

https://github.com/CMU-SAFARI/Cache-Memory-Hog

Trusted Execution Environments

Grm TRUSTZONE



Not resistant to timing channels

Sky is Certainly Not Falling



Media articles *sensationalize* 😂

All the attacks are POCs

Can we make these attacks real?

Offensive side



Microarchitecture need to be fixed to avoid surprises

Can we design secure microarchitecture?

Research Questions

- Relatively new field of research.
- Top forums: USENIX SECURITY, S&P, CCS, NDSS, WOOT along with top computer architecture conferences.
- Performance-security trade-offs
- New attacks, new threat models
- Cat-mouse game ☺

Secure Thanks



Ack

Some of the slides are adapted and modified from Clementine Maurice