FPGA board level integration of module (Cluster part of NIT-Uttarakhand)

NB:

NB:

shows

using

this system:


storage.

2. 12 bit ADC for


sensor signals

the

synthesized codes.



Synthesized result



Integration of modules for Data acquisitions (DAQ):




Fig.21: Block diagram of DAQ




Fig.22: Real-time implementation DAQ

Resour	Utilized	Available
ce		
LUT	355	208000
FF	243	41600
BRAM	44.50	50
Ю	33	106

Fig.23: Resource utilization

Total power consumption=83 mW




Fig.24: Power analysis of DAQ

Maximum operating Frequency=0.182 GHz

Setup Slack	Hold Slack	Pulse width
1.407ns	0.043na	5.5ns

Fig.25: Timing analysis