
Class # 01

CSE331L: Microprocessor Interfacing & Embedded Systems
Summer 2025


Microprocessor

A microprocessor is a tiny computer chip containing a central processing unit (CPU), which is responsible for executing instructions from computer programs




Memory

In a computer, memory refers to the storage of data and instructions that the processor needs to access quickly.



Registers

Registers are a type of computer memory built directly into the processor or CPU (Central Processing Unit) that is used to store and manipulate data during the execution of instructions




General Purpose Registers


FP

Frame Pointer

R11



Registers-continued



Special Purpose Register



ISA (Instruction Set Architecture)


- An Instruction Set Architecture (ISA) is part of the abstract model of a computer that defines how the CPU is controlled by the software.
- The ISA acts as an interface between the hardware and the software, specifying both what the processor is capable of doing as well as how it gets done.

RISC

- A Reduced Instruction Set Computer is a type of microprocessor architecture that utilizes a small, highly-optimized set of instructions rather than the highly-specialized set of instructions typically found in other architectures.
- RISC is an alternative to the Complex Instruction Set Computing (CISC) architecture and is often considered the most efficient CPU architecture technology available today.

What is ARM?

ARM is a family of RISC instruction set **architectures** (ISAs) for computer processors



CPULator

- For ARM Assembly coding we will be using an simulation website named CPULator.
- Link: https://cpulator.01xz.net/
- We will be using ARMv7 (Architecture)
- Simulation System will be ARMv7 DE1-SoC (v16.1)
- It is the simulation version of Altera DE1 Board

A code snippet to go through

MOV

 Move (register) copies a value from a register to the destination register. It can optionally update the condition flags based on the value.

ADD immediate

This instruction adds an immediate value to a register value, and writes the result to the destination register. It can optionally update the condition flags based on the result.

```
ADD{S}<c> <Rd>, <Rn>, #<const>
```

ADD

 This instruction adds a register value and an optionally-shifted register value, and writes the result to the destination register. It can optionally update the condition flags based on the result.

```
ADD{S}<c> <Rd>, <Rn>, <Rm>{, <shift>}
```

SUB immediate

This instruction subtracts an immediate value from a register value, and writes the result to the destination register. It can optionally update the condition flags based on the result.

```
SUB{S}<c> <Rd>, <Rn>, #<const>
```

SUB

 This instruction adds a register value and an optionally-shifted register value, and writes the result to the destination register. It can optionally update the condition flags based on the result.

```
SUB{S}<c>.W <Rd>, <Rn>, <Rm>{, <shift>}
```