

POWER MANAGEMENT INTEGRATED CIRCUITS

PROJECT - 1

Linear Dropout Voltage Regulator

By: Raj Patel

- Circuit Diagram




Fig 1: Schematic layout

Parameters	Values
V _{in}	1.8 V
Miller Capacitance(C _c)	6p F
Load Capacitance	500p F
V _{ref}	1 V
R ₁	60k Ω
R ₂	100k Ω
Load Current	100m A

Table 1: Basic Parameters

- Transistor Ratios

Transistor	Width (W)	Length (L)	Multiplier (m)	W/L Ratio	Vov(V)
M0(Nmos Differential Pair)	7 μm	1 μm	8	56/1	37m
M1(Nmos Differential Pair)	7 μm	1 μm	8	56/1	36m
M2(Pmos Current Mirror)	10 μm	1 μm	10	100/1	112m
M3(Pmos Current Mirror)	10 μm	1 μm	10	100/1	112m
M4(Pass Transistor)	100 μm	0.18 μm	200	20000/0.18	66m
M5(Tail Transistor)	7 μm	5 μm	6	42/5	269m
M6(Tail current Mirror)	0.525 μm	0.18 μm	1	0.525/0.18	284m

Table 2: Transistor ratios

- Size of Transistors

* Size of Transistors

1) for PMOS Transistor

$$I_D = \frac{1}{2} K_p W/L (V_{GS} - V_{th})^2$$

$$I_D = \frac{1}{2} K_p W/L (V_{GS} - V_{th} \approx V_{OV})^2$$

From Design of diode connected PMOS we got,

$$K_p \approx 50 \mu A/V^2, \text{ Given :- } V_{OV} = 0.2V$$

$$I_D = 100 \mu A$$

$$100 \mu A = \frac{1}{2} \times 50 \times 10^{-6} \times W/L \times 0.04$$

$$W/L = 100,000, \text{ taking } L \text{ to be Minimum}$$

$$L = 0.18 \mu m, W = 18,000 \mu m$$

→ Given, Settling time $\leq 1 \mu s$

$$5\tau = (S\text{-time} \approx 1 \mu s)$$

$$\Rightarrow \tau = 0.2 \mu s = \frac{1}{BW} \Rightarrow$$

$$BW = \frac{1}{0.2 \mu s} \Rightarrow 5 \text{ MHz}$$

$$\omega_{ugb} = \frac{g_{m1}}{C_c + C_{gg}}$$

$C_{gg} \rightarrow$ Cap of Pass gate transistor

$$C_{gg} \approx 26 \text{ pF from Design,}$$

$$C_c = 6 \text{ pF}$$

$$5 \text{ MHz} \approx \omega_{ugb} = \frac{g_{m1}}{(6+26) \times 10^{-12}}$$

$$\Rightarrow 2\pi \times 5 \times 10^6 \times 32 \times 10^{-12} = g_{m1}$$

$$\Rightarrow 160 \times 2\pi = g_{m1}$$

$$1004.8 \mu\text{A/gm}_1 \text{ (Gain of differential pair)}$$

Now

$$\eta = \frac{P_{out}}{P_{in}} = \frac{V_{out} \times I_{out}}{V_{in} \times (I_{out} + I_{DQ})}$$

$\hookrightarrow 122 \mu\text{A}$

$$\eta = 88.78\%$$

~~Size of~~ Size of NMOS differential pair

$$g_{m1} = \frac{2I_D}{V_{ov}}$$

taking $I_D = 50 \mu\text{A}$

$$10^{-6} \times 1004.8 = \frac{2 \times 50 \times 10^{-6}}{V_{ov}}$$

$$V_{ov} \approx 0.1 \text{ V}$$

$$K_n = 270 \mu A/V^2$$

$$I_D = \frac{1}{2} K_n W/L (V_{ov})^2$$

$$50 \times 10^{-6} = \frac{1}{2} \times 270 \times 10^{-6} \times W/L \times 0.01$$

$$\Rightarrow \frac{100}{2.7} = W/L$$

$$W/L \approx 37$$

→ Now pmos current Mirror

$$I_D = \frac{1}{2} K_p W/L (V_{ov})^2$$

$$\Rightarrow \text{taking } I_D = 50 \mu A, V_{ov} = 0.2$$

$$W/L = 50$$

→ For Tail Transistor

$$I_D = \frac{1}{2} K_n W/L (V_{ov})^2$$

$$\text{taking } V_{ov} = 2.7V, I_D = 50 \mu A$$

$$\Rightarrow W/L = 8.4$$

$$\text{and } (W/L)_{\text{tail}} = (W/L)_{\text{NMOS Mirror}} \times \frac{1}{1000}$$

$$\Rightarrow (W/L)_T = 0.0084$$

- Stability Summary

Load(mA)	Phase Margin	Gain Margin	BandWidth	Loop Gain
20m	61.75 °	16.441 dB	5.92 MHz	71.95 dB
50m	66.75 °	19.97 dB	5.72 MHz	69.67 dB
100m	70.186 °	22.96 dB	5.22 MHz	69.362 dB

Table 3: stability summary

- Block wise power consumption

Blocks	Light Load	Nominal Load	Full Load
Feedback	17 μ W	17 μ W	17 μ W
OTA	152.468 μ W	152.47 μ W	152.471 μ W
Pass transistor	4m W	10m W	20m W

Table 4: Power Consumption

- Loop Gain
 1. At Light Load(20mA)




Fig 2: Loop Gain at Light load

2. At Nominal load(50mA)




Fig 3: Loop Gain at Nominal load

3. At Full Load(100mA)




Fig 4: Loop Gain at Full load

- PSRR(Power Supply Rejection Ratio)




Fig 5: PSRR at light load

- Efficiency




Fig 6: Efficiency across load range(Light to Nominal)

- Line Regulation




Fig 7: Line Regulation

- Load Regulation




Fig 8: Line Regulation

- Transient Response(At Light Load - Nominal Load)




Fig 9: Transient response

- Settling time(Transient response)




Fig 10: Settling time(< 200n s)

Load Range	Overshoot	Undershoot	Settling Time
20m A → 50m A	-	140m V	200n s
50m A → 20m A	117 mV	-	200n s

Table 5: Transient response

- Final Results

<i>Parameters</i>	<i>Behaviour</i>
PSRR	-36.21 dB at 100KHz
Load Regulation	$\leq 0.05\%$ Across Load Range
Line Regulation	≤ 0.00125 for $\pm 2.5\%$ of Input voltage
Phase Margin	$\geq 61.75\%$ across Load Range
Efficiency	$\geq 88.46\%$ across Load Range
Transient response	Settling time($< 200\text{n s}$)
	Overshoot/Undershoot $\leq 140\text{m V}$

Table 6: Final summary