

## Architecture of 8086 CPU.

The 8086 CPU is divided into two independent functional units. These are as follows.

- 1. Bus Interface Unit
- 2. Execution Unit.

Following diagram shows internal Architecture of 8086 CPU.

Draw Here diagram.

### \* BIU:- Bus Interface Unit

Bus interface unit is basically responsible for

- Fetch the instruction or data from memory.
- Write data to memory.
- Write data to port.
- Read data from port.

The BIU contains Bus interface logic, segment registers, Address compute engine, and instruction stream byte queue. BIU transfer data and address on the bus for execution unit. In other word BIU fetches data and addresses from memory and sends it for execution unit for further processing. The several blocks of Bus interface unit are as follows.




Fig: Segmented Memory

segment registers :- The 8086 can use 1MB memory this memory is divided in to 4 parts of 64KB these parts of memory or partitions of memory is known as segment register. There are 4 seg. register and each segment register of size 64KB and having specific purpose. These segments can be located anywhere within 1 MB memory. It means user can decide the location for segment register. The segment registers are as follows. These are 16-bit registers.

1. Code segment (CS) :- It is 16-bit register containing 64 KB segment address. CS is used to store executable program code.

2. Data segment :- The DS contains most data used by program. Data are accessed in the Data segment by an offset address, or the content of other register that hold effective offset address.

3. Stack segment :- Stack segment is used for the stack related operations.

4. Extra segment :- ES is additional data segment that is used by some of the string to hold the destination data.

2. Instruction pointer :- It is 16-bit register. It contains the offset address of the next sequential instruction to be executed. Thus IP can't change directly. In other words instruction pointer points next instruction to be executed.

3. Instruction Stream Byte Queue :-


To increase the speed, CPU fetches as many as six instruction bytes ahead of time i.e. in advance from the memory and stores in to 6 byte register called queue in first-in first-out manner and provide to execution unit. This concept is called as "pipelining". This prefetching operation may be parallel with execution operation of execution unit which improves speed of execution.

4. Address Compute Engine :- Address Compute Engine is responsible to generate physical address using logical address held by segment registers to expose to outside world.

Formation of physical address.

The 8086 addresses a segmented memory. The complete physical address which is 20-bits long is generated using segment and offset address and content of an offset register also.

called as offset address. To get the total physical address, put the lower nibble. 0H to segment address and add offset address. Following fig. shows formation of 20-bit physical address.



### \* Execution Unit :-

The functions of execution unit are.

- To tell BIU where to fetch the instructions or data from.
- To decode the instructions.
- To execute the instructions.

In other words execution unit is responsible for execution of instruction fetched by BIU. Execution unit consists of following blocks.

1. Control system.
2. Arithmetic logical unit.
3. General purpose registers.
4. Special purpose register
5. Flag registers

1. Control system :- It is responsible for various internal operations. A decoder in EU decodes the instruction fetched from memory to generate different internal or external control signals required to perform the operation.

2. Arithmetic and Logical unit :- It is responsible to carry out all arithmetic and logical operations such as addition, subtraction, multiplication, division and OR, AND, NOT respectively.

3. General purpose registers :-

These general purpose registers are used to store 8-bit or as an 16-bit register by adding two 8-bit registers with each other. Such as Ax, Bx, cx, Dx, i.e. <sup>each regi. is the</sup> ~~the~~ combination of two 8-bit registers such as AH+AL, BH+BL, CH+CL, DH+DL respectively.

(1) Ax :- This is 16-bit regi. combination of AH & AL 8-bit regi. This is also known as Accumulator that stores operand for arithmetic regi. operation and can hold result by default in some instructions.

(2) Bx :- (BH + BL) - 16-bit regi. This is used mainly as base register. It holds the starting base

location of memory region within data segment.

(3) CX :- (CH + CL) - 16-bit. It is defined as counter.  
It is primarily used in loop instruction to store  
loop counter.

(4) DX :- (DH + DL) - 16-bit. It is used to contain I/O  
port address for I/O instruction.

#### 4. Special purpose registers :-

- (1) Stack pointer :- It is 16-bit register pointing  
to program stack in stack segment.
- (2) Base pointer :- It is 16-bit register to data  
in stack segment. BP register is usually used  
for base indexed or register indirect addressing.
- (3) Source index :- It is 16-bit register and used  
in string operations. to address source data.
- (4) Destination index :- It is 16-bit register. used to  
address destination data in string manipulations.




Fig: Flag register

5. Flag register :- Flag register determines the current state of the processor. They are modified automatically by CPU after mathematical operations, this allows to determine the type of the result, and to determine conditions to transfer control other parts of the program. There are 9 Flags (Nine Flags) active and other as undefined flags. These Flags are divided in to two main category

1. conditional Flags.

2. control Flags.

(1) conditional Flags:-

- \* Carry flag :- If carry is generated in mathematical operation then the flag is set to 1 otherwise it is at logic '0'.
- \* Auxiliary carry flag :- If carry is generated from D<sub>0</sub> to D<sub>4</sub> bit the auxiliary carry flag seted to 1 and if it is not then it is at logic '0'.
- \* Parity flag :- If lower order 8-bit of result is even then parity flag is seted to one 1 or '1' if no. is odd then it is at logic '0'.

\* Zero Flag :- If result is zero then it is set to one & if not it is at logic '0'.

\* Sign Flag :- If results MSB bit is 1 then the no. is negative then sign flag is set to otherwise it is at logic 0 means no. is +ve.

## 2) \* Control Flags :-

\* Control flags are set and reset to control the operation of execution unit.

\* Trap Flag :- It allows to execute one instruction at a time for debugging. When it is set program run in single step.

\* Interrupt Flag :- If it is set maskable interrupt is enabled if reset interrupts are disabled.

\* Direction Flag :- It is used in string operation. If it is set string bytes are accessed from higher memory address to lower if reset lower to higher.

①

### Direct program memory Addressing :-

Direct program memory Addressing is used in many early microprocessor for Jump & CALL instructions. It is also used in high level language such as 'c', c++, Basic, etc. (GOTO statement). But relative and indirect program memory addressing modes are not often used.

The instruction with this addressing mode stores the address with op-code.

e.g. if a program jumps to memory location 10000H then the address 10000H is stored with op-code. Jumps are of two types intersegment jump & intrasegment jump. intersegment means within segment & intrasegment means outside the segment. Consider intersegment jump instruction. This instruction will required 4 bytes to store. Direct jump sometimes called often called far jump because on any memory location it can be jump.

2

Q. No.

Q. No.

Q. No.  
O. No.

Q. No.

eg:-  
consider `jmp 10000H`

`jmp` opcode require one-byte  
and `10000H` required 4-byte of memory to  
store. The jump instruction loads CS with  
`10000H` and instruction pointer to `10000H` to jump  
to memory location `10000H` for the next instruction.

### Relative program Addressing mode:-

It is not available in early esp. relative  
means relative to instruction pointer (IP), If `jmp`  
instruction skips two bytes of memory, the address  
in Instruction pointer is 2 that add to the IP.

It means that in relation to instruction pointer  
2 is added in address of IP.

### Indirect program memory addressing mode:-

The esp allows several forms of program  
indirect memory addressing mode for `jmp & call`  
instruction.

e.g. `jmp AX` jump to current code seq.  
locan addressed by AX.

This can used any 16-bit regi. or  
any relative regi. EP, [BX] [SI], [DI] & A  
and any relative with displacement.

In 80386 Extended also used,

e.g. Jump [BX].

—o—



1. Direct :-  $\text{jmp} \ 1000\text{H}$
2. Relative :-  $\text{jmp}[2]$ .
3. jmp indirect :  $\text{jmp} \ [BX]$ .



refer this :- rather than previous one. Instead of above  
Relative Program Addressing mode :-

This is another kind of program  
memory addressing mode. It is not available in early  
e.g. Relative mean relative to instruction pointer, if  
consider e.g.

If jump instruction will skips two bytes of  
memory 2 is added in address of instruction pointer  
for the next instruction. This shown in following  
diagram e.g.



This type of instruction uses relative program  
memory addressing mode.

4

Q. No.

Q. No.

Q. No.

## Indirect Program memory Addressing modes:


The 8086 allows several forms of jump and call instructions with indirect addressing modes.

e.g. `JMP AX`.

This instruction will transfer the program control on memory location which is specified by `AX`, a regi.

In this type of program addressing mode we can use any 16-bit regi. such as `AX, BX, CX, DX` and relative regi such as `SI, DI, BP, BX, etc.` in 80386 It uses extended registers. Here, we are creating first reference to memory location by the use of regi. and then it is used with jump instruction so, This is called indirect program memory addressing modes.

e.g.



### Stack memory Addressing Mode:-

Stack plays an important role in exp. It holds data temporarily and stores the return address used by procedures. The stack memory is based on LIFO which describes the way by which the elements insertion and deletion from stack. A way by which we can insert an element in stack is known as push and a way by which we can remove an element from stack is known as 'pop'. In exp we have push and pop both instruction.

The CALL instruction also uses stack to hold return address and RET instruction uses stack to remove return address from the stack.

The stack memory is maintained by two register

1. stack pointer and 2. stack segment register

When ever element push on stack (word) then high order 8-bit placed in location addressed by sp-1 & low order 8-bit are placed in location sp-2. Then sp is decremented by 2 so that next data is stored on next available M-L on stack. Sp always points location in stack segment.

In pop operation high order 8-bit data is removed from M-L which is addressed by sp. & high order 8-bit is removed from location addressed by sp+1. The sp is incremented by 2.


6

Q. No.

Q. No.

Q. No.

PUSH BX :- place content of BX on to stack.



Pop CX :-

