


Fetch design

Functionality: Calculate and move to next instruction


based on current instruction

Interface symbol



j-type	lookup
Signal	Operation
XXX	$PC = PC + 4$
X01	$PC = \text{input A} \& \text{JLR}$
011	$PC = \text{branch A} \& \text{JLR}$
111	$PC = R[\text{RS}]$

Fetch Schematic



Decode design

R type - JR

Reg DST = 1

link = 0

ALUSrc = 0

Shamt = Shamt

MemWrite = 0

MemtoReg = 1

JmpIns = 0

branch = 0

jmpIns = 0

I type op =
8, 9, C, T, J, A, L
2L, 00, 02

(Branch = 0
Jump = 0)

Reg DST = 1

link = 0

ALUSrc = 1

Shamt = Shamt

MemWrite = 0

MemtoReg = 1

JmpIns = 0

Special Case

instructions

lw ✓

sw ✓

jr ✓

jal ✓

jr ✓

beq ✓

bne ✓

IW

Reg DST = 0
Jump = 0
Branch := 0
MemToReg := 0
ALuOp = add
MemWrite = 0
ALUSrc = 1
JumpInj = 0
Regwrite = 1
Link = 0

SW

Reg DST = x
Jump = 0
Branch := 0
MemToReg = x
ALuOp = add
MemWrite = 1
ALUSrc = 1
JumpInj = 0
Regwrite = 0
Link = 0

Get / Get

Reg DST = x
Jump = 0
Branch := 1
MemToReg = x
ALuOp = sub
MemWrite = 0
ALUSrc = 1
JumpInj = 0
Regwrite = 0
Link = 0

j


RegDst = x
Jump = 1
Branch : x
MemToReg = x
ALuOp = x
MemWrite = 0
ALUSrc = x
JumpInj = 0
Regwrite = Q
Link = Q

jal

RegDst = x
Jump = 1
Branch : x
MemToReg = x
ALuOp = x
MemWrite = 0
ALUSrc = x
JumpInj = 0
Regwrite = 1
Link = 1

jR

RegDst = x
Jump = x
Branch : x
MemToReg = x
ALuOp = x
MemWrite = 0
ALUSrc = x
JumpInj = 1
Regwrite = Q
Link = Q



Sub Components

32 bit Register

