

Verilog code:

```
module mp_2(input reset,s1,s2,clk,output reg r,g,switch,
            output reg [1:0]count);
localparam IDLE=2'd0,ENTRY=2'd1,EXIT=2'd2;
//output reg [1:0]count;
reg [1:0]ps,ns;
initial
begin
    count=2'd0;
end
always @ (posedge clk)
begin
    if(reset)
    begin
        ps<=IDLE;
    end
    else
    begin
        ps<=ns;
    end
end
always@ (s1,s2,ps)
begin
    case(ps)
        IDLE: begin
            if(s1==1'b1)
            begin
                if(s2==1'b1)
```

```

        begin
            ns=ENTRY;
        end
    end
end
ENTRY:begin
    if(s2==1'b1)
        begin
            if(s1==1'b1)
                begin
                    ns=EXIT;
                end
            end
        end
    end
EXIT:begin
    if(s1==1'b0 | s2==1'b0)
        ns=IDLE;
    end
    default: ns=IDLE;
endcase
end
always@(posedge clk)
begin
    if(r)
        count=count+1;
    else
        count=1'd1;
    end
always @(ns,count)


```

```
begin
case(ns)
  IDLE:begin
    if (count==2'd2)
      begin
        g=1'b1;r=1'b0;switch=1'b0;
        count=2'd0;
      end
    end
  ENTRY:begin
    r=1'b1;g=1'b0;switch=1'b1;
    if (count==2'd3)
      begin
        g=1'b1;r=1'b0;switch=1'b0;
        count=2'd0;
      end
    end
  EXIT:begin
    if (count==2'd3)
      begin
        g=1'b1;r=1'b0;switch=1'b0;
        count=2'd0;
      end
    end
  default:begin
    r=1'b0;
    g=1'b1;
    switch=1'b0;
  end
end
```



```
    endcase
  end
endmodule
```


Results:

Simulation Results:



RTL schematic:





Synthesis Report:

