
# RISC\_V-REPORT


```
Run file
#library creation
create_lib -technology ../../ref/tech/saed32nm_1p9m.tf -ref_libs \
{../../ref/CLIBs/saed32_1p9m_tech.ndm ../../ref/CLIBs/saed32_hvt.ndm \
../../ref/CLIBs/saed32_lvt.ndm ../../ref/CLIBs/saed32_rvt.ndm \
../../ref/CLIBs/saed32_sram_lp.ndm} risc_v1_extra
#reading netlist and SDC
read_verilog ../netlist/risc.v
read_sdc /home/BPD11/DNraKesh/Project/RISC_V_pn_2222/constraints/risc_sdc2.sdc
#floor plan
link_design
initialize_floorplan -side_ratio {2 4} -core_offset {1}
#parasitic reading
read_parasitic_tech -name {new_model} -tlup {../../ref/tech/saed32nm_1p9m_Cmin.lv.tluplus} -
layermap \
{../../ref/tech/saed32nm_tf_itf_tluplus.map}
current_corner default
set_parasitic_parameters -early_spec new_model -late_spec new_model
set process number 0.99 -corners default
set_temperature 125 -corners default
set_voltage 0.75 -corners default
current mode default
read sdc../constraints/risc sdc2.sdc
```

```
set_scenario_status default -active true -setup true -hold true -max_transition true -max_capacitance
true -min_capacitance true -leakage_power true \
-dynamic_power true
#placement
place_pins -self
set_app_options -name place.coarse.fix_hard_macros -value false
set_app_options -name plan.place.auto_create_blockages -value auto
create_placement -timing_driven -congestion
legalize_placement
#clock route
set_app_options -name time.remove_clock_reconvergence_pessimism -value true
report_clock_settings
report_qor -summary
clock_opt
#routing
#set_routing_rule all -clear -default_rule -min_routing_layer 1 -max_routing_layer 9
route_auto -max_detail_route_iterations 30
route_opt
route_eco
#signoff_check_drc -auto_eco true
check lvs
save_block
#script writing
write_script -force -format icc2 -output ../reports/router_spef
write_parasitics -output ../reports/spef_generation_1
```

write\_sdf ../results/router\_1.sdf
write\_verilog ../results/router\_1.v
write\_gds ../results/router\_1.gds
write\_sdc -output ../results/router\_v.sdc
save\_block

## final stage image





## Reports

CSRF/MTVEC REG/U27/Y (NAND2X0 RVT)

#### Report\_timing

```
icc2 shell> report timing
*************
Report : timing
       -path type full
        -delay type max
        -max paths 1
        -report by design
Design : msrv32 top
Version: T-2022.03-SP4
Date : Wed Dec 13 14:11:17 2023
************
Information: Timer using 'CRPR'. (TIM-050)
  Startpoint: CSRF/MCAUSE REG/int or exc out reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REG1/pc_out_reg[31] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max
  Point
                                                    Incr Path
                                                   0.00 0.00
  clock clk (rise edge)
  clock network delay (propagated)
                                                   0.18 0.18
  CSRF/MCAUSE REG/int or exc out reg/CLK (DFFX1 HVT)
                                                      0.00
                                                            0.18 r
  CSRF/MCAUSE REG/int or exc out reg/Q (DFFX1 HVT)
                                                             2.48 f
                                                     2.30
                                                   0.37
                                                              2.84 r
  CSRF/MTVEC REG/U3/Y (NAND4X0 RVT)
                                            0.13 2.97 f
0.26 3.23 f
0.21 3.44 f
0.17 3.61 f
0.15 3.76 f
0.13 3.90 r
0.10 4.00 f
0.16 4.16 r
0.10 4.26 f
0.16 4.42 r
0.03 4.45 f
0.15 4.61 r
0.02 4.63 f
0.16 4.79 r
0.38 5.17 f
0.27 5.44 r
0.03 5.47 f
0.18 5.65 r
0.34 5.99 r
0.33 6.32
                                                  0.13
  CSRF/MTVEC REG/U4/Y (INVX0 RVT)
                                                            2.97 f
  CSRF/MTVEC REG/U8/CO (FADDX1 RVT)
  CSRF/MTVEC REG/U10/CO (FADDX1 RVT)
  CSRF/MTVEC_REG/U11/CO (FADDX1_RVT)
  CSRF/MTVEC REG/U12/Y (NBUFFX4 HVT)
  CSRF/MTVEC REG/U13/Y (NAND4X0 RVT)
  CSRF/MTVEC REG/U14/Y (INVX0 RVT)
  CSRF/MTVEC REG/U15/Y (NAND2X0 RVT)
  CSRF/MTVEC REG/U16/Y (INVX0 RVT)
  CSRF/MTVEC REG/U17/Y (NAND2X0 RVT)
  CSRF/MTVEC REG/U18/Y (INVX0 LVT)
  CSRF/MTVEC REG/U19/Y (NAND2X0 RVT)
  CSRF/MTVEC REG/U20/Y (INVX0 LVT)
  CSRF/MTVEC REG/U21/Y (NAND2X0 RVT)
  CSRF/MTVEC REG/U22/Y (INVX1 HVT)
  CSRF/MTVEC REG/U23/Y (NAND2X0 RVT)
  CSRF/MTVEC REG/U24/Y (INVX0 LVT)
  CSRF/MTVEC REG/U25/Y (NAND2X0 RVT)
  CSRF/MTVEC REG/U26/Y (INVX1 HVT)
```

CONTINUE NEO/ UZZZZZ (MMNDZAO NY I)	0.33	0.32	
CSRF/MTVEC_REG/U28/Y (INVX1_HVT)	0.44	6.76	
CSRF/MTVEC_REG/U29/Y (NAND2X0_RVT)	0.28	7.04	
CSRF/MTVEC_REG/U30/Y (INVX0_LVT)	0.02	7.07	
CSRF/MTVEC_REG/U31/Y (NAND2X0_RVT)	0.14	7.20	
CSRF/MTVEC_REG/U32/Y (INVX0_LVT)	0.03	7.24	
CSRF/MTVEC_REG/U33/Y (NAND2X0_RVT)	0.14	7.38	
CSRF/MTVEC_REG/U34/Y (INVX0_LVT)	0.04	7.42	
CSRF/MTVEC_REG/U35/Y (NAND2X0_RVT)	0.15	7.57	
CSRF/MTVEC_REG/U36/Y (INVX0_LVT)	0.03	7.60	
CSRF/MTVEC_REG/U37/Y (NAND2X0_RVT)	0.14	7.74	
CSRF/MTVEC_REG/U38/Y (INVX0_LVT)	0.03	7.76	-
CSRF/MTVEC_REG/U39/Y (NAND2X0_RVT)	0.14	7.90	
CSRF/MTVEC_REG/U40/Y (INVX0_LVT)	0.03	7.94	
CSRF/MTVEC_REG/U41/Y (NAND2X0_RVT)	0.15	8.08	
CSRF/MTVEC_REG/U42/Y (INVX0_LVT)	0.02	8.11	
CSRF/MTVEC_REG/U43/Y (NAND2X0_RVT)	0.14	8.25	
CSRF/MTVEC_REG/U44/Y (INVX0_LVT)	0.03	8.28	
CSRF/MTVEC_REG/U45/Y (NAND2X0_RVT)	0.14	8.42	
CSRF/MTVEC_REG/U46/Y (INVX0_LVT)	0.04	8.46	
CSRF/MTVEC_REG/U47/Y (NAND2X0_RVT)	0.16	8.62	
CSRF/MTVEC_REG/U48/Y (INVX0_LVT)	0.02	8.64	
CSRF/MTVEC_REG/U49/Y (NAND2X0_RVT)	0.14	8.78	
CSRF/MTVEC_REG/U50/Y (INVX0_LVT)	0.02	8.81	
CSRF/MTVEC_REG/U51/Y (NAND2X0_RVT)	0.14	8.95 8.97	-
CSRF/MTVEC_REG/U52/Y (INVX0_LVT)	0.02 0.14	9.12	
CSRF/MTVEC_REG/U53/Y (NAND2X0_RVT) CSRF/MTVEC_REG/U54/Y (INVX0_LVT)	0.14	9.12	-
CSRF/MTVEC_REG/U55/Y (NAND2X0 RVT)	0.02	9.14	
CSRF/MTVEC_REG/U55/Y (NANDZX0_RVT) CSRF/MTVEC REG/U56/Y (INVX0 LVT)	0.14	9.29	
CSRF/MTVEC_REG/U57/Y (NAND2X0 RVT)	0.02	9.46	
CSRF/MTVEC_REG/US7/Y (NANDZXO_RVT) CSRF/MTVEC REG/US7/Y (INVXO RVT)	0.15	9.46	
CSRF/MTVEC_REG/U88/S0 (HADDX1 RVT)	0.10	9.82	
PC/U196/Y (A022X1 RVT)	0.16	9.98	
PC/U197/Y (OR2X1_RVT)		10.11	
REG1/U38/Y (AND2X1 RVT)		10.11	
REG1/pc out reg[31]/D (DFFX1 RVT)	0.00	10.22	
data arrival time	0.00	10.22	'
data affivat time		10.22	
clock clk (rise edge)	10.00	10.00	
		10.32	
		10.32	
PEGI/DC out reg[31]/CLK (DEEV1 DVT)	0 00	10.32	r
library setup time		10.22	
data required time	0.10	10.22	
data required time		10.22	
data arrival time		-10.22	
data arrival time			
slack (MET)		0.00	
, ,			

### Report\_constraints

Report : constraint Design : msrv32 top Version: T-2022.03-SP4 Date : Wed Dec 13 14:19:30 2023

			Weighte	d
<pre>Group (min_delay/hold)</pre>	Cost	Weight	Cost	Scenario
**default**	0.00	1.00	0.00	default
**async_default**	0.00	1.00	0.00	default
**clock_gating_default**	0.00	1.00	0.00	default
**in2reg_default**	0.00	0.10	0.00	default
**reg2out_default**	0.00	0.10	0.00	default
**in2out_default**	0.00	0.10	0.00	default
clk	0.00	1.00	0.00	default
min_delay/hold			0.00	
			Weighte	d
<pre>Group (max_delay/setup)</pre>	Cost	Weight	Cost	Scenario
**default**	0.00	1.00	0.00	default
**async default**	0.00	1.00	0.00	default
**clock gating default**	0.00	1.00	0.00	default
**in2reg default**	0.00	0.10	0.00	
**reg2out default**	0.00	0.10	0.00	default
**in2out default**	0.00	0.10	0.00	
clk	0.00	1.00	0.00	default
max_delay/setup			0.00	
Constraint			Cost	
min delay/hold			0.00	(MET)
max_delay/setup			0.00	(MET)
max transition			0.00	(VIOLATED)
max capacitance			3.84	(VIOLATED)
min capacitance			0.00	(MET)

1 icc2 shells

#### Report utilization

```
icc2_shell> report_utilization
Report : report_utilization
Design : msrv32 top
Version: T-2022.03-SP4
Date : Wed Dec 13 14:23:11 2023
 ************
Utilization Ratio:
                                             0.7439
Utilization options:
 - Area calculation based on: site_row of block msrv32_top
- Categories of objects excluded: hard_macros macro_keepouts soft_macros io_cells hard_blockages
Total Area: 39943.8125
Total Capacity Area: 39943.8125
Total Area:
Total Capacity Area:
Total Area of cells:
                                            29713.4999
Area of excluded objects:
- hard_macros :
- macro_keepouts :
- soft_macros :
- io_cells :
                                          0.0000
0.0000
0.0000
                                             0.0000

    hard blockages

                                              0.0000
Utilization of site-rows with:
                                              0.7439
 - Site 'unit':
0.7439
icc2 shell>
```

#### Report\_congestion

#### Check\_lvs

```
icc2 shell> check lvs
Information: Using 1 threads for LVS
[Check Short] Stage 1 Elapsed = 0:00:00, CPU =
                                                0:00:00
[Check Short] Stage 1-2 Elapsed =
                                0:00:01, CPU =
                                                0:00:00
[Check Short] Stage 2 Elapsed =
                              0:00:01, CPU =
                                               0:00:00
[Check Short] Stage 2-2 Elapsed = 0:00:08, CPU =
                                               0:00:07
[Check Short] Stage 3 Elapsed = 0:00:08, CPU =
                                              0:00:07
[Check Short] End
                   Elapsed = 0:00:08, CPU =
                                                0:00:07
                   Elapsed = 0:00:08, CPU =
[Check Net] Init
                                                0:00:07
Warning: Port VSS have no valid pin shapes. Skip this port. (RT-203)
Warning: Port VDD have no valid pin shapes. Skip this port. (RT-203)
                Elapsed =
[Check Net] 10%
                               0:00:12, CPU =
                                                0:00:10
[Check Net] 20%
                    Elapsed =
                                0:00:12, CPU =
                                                0:00:11
                   Elapsed = 0:00:13, CPU =
[Check Net] 30%
                                               0:00:11
[Check Net] 40%
                   Elapsed = 0:00:13, CPU =
                                                0:00:12
[Check Net] 50%
                   Elapsed = 0:00:14, CPU =
                                                0:00:12
[Check Net] 60%
                   Elapsed = 0:00:14, CPU =
                                                0:00:12
                   Elapsed = 0:00:14, CPU =
[Check Net] 70%
                                                0:00:13
                Elapsed =
Elapsed =
[Check Net] 80%
                                0:00:14, CPU =
                                               0:00:13
[Check Net] 90%
                                0:00:15, CPU =
                                                0:00:14
[Check Net] All nets are submitted.
[Check Net] 100%
                Elapsed = 0:00:15, CPU =
                                               0:00:14
______
  Maximum number of violations is set to 20
   Abort checking when more than 20 violations are found
   All violations might not be found.
_____
Total number of input nets is 9469.
Total number of short violations is 0.
Total number of open nets is 0.
Total number of floating route violations is 0.
Elapsed =
         0:00:15, CPU = 0:00:14
```

#### Check\_routes

#### Check design

```
icc2 shell> report_design
************
Report : design
Design : msrv32 top
Version: T-2022.03-SP4
Date : Wed Dec 13 14:26:24 2023
***********
Total number of std cells in library : 1025
Total number of dont_use lib cells : 80
Total number of dont touch lib cells : 80
Total number of buffers : 69
Total number of inverters : 45
Total number of flip-flops
                                       : 318
: 36
Total number of latches
Total number of ICGs
                                            : 36
Cell Instance Type Count Area
-----
TOTAL LEAF CELLS 9154 29713.500
Standard cells 9154 29713.500
Hard macro cells 0 0.000
Soft macro cells 0 0.000
Always on cells 0 0.000
Physical only 0 0.000
Fixed cells 0 0.000
Moveable cells 9154 29713.500
Sequential 1613 11190.469
Buffer/inverter 1406 2907.153
ICG cells 0 0.000
Design Masters count : 144
Total Flat nets count : 946
Total FloatingNets count : 18
Total no of Ports
Number of Masters
                                            : 144
                                            : 9469
Total no of Ports : 241
Number of Master Clocks in design : 1
Number of Generated Clocks in design : 0
Number of Path Groups in design : 7 (1 of them Non Default)
Number of Scan Chains in design : 0
List of Modes
                                            : default
List of Corners
                                             : default
List of Scenarios
                                             : default
Core Area
                                           : 39943.812
                                            : 42523.380
Chip Area
Total Site Row Area
Number of Blockages
                                            : 39943.812
                                            : 0
                                         : 0.000
Total area of Blockages
Number of Power Domains
                                            : 1
Number of Voltage Areas
Number of Group Bounds
                                            : 1
Number of Group Bounds
Number of Exclusive MoveBounds
                                            : 0
```

```
Number of Voltage Areas
                                    : 1
lumber of Group Bounds
lumber of Exclusive MoveBounds
Number of Hard or Soft MoveBounds
Number of Multibit Registers
Number of Multibit LS/ISO Cells
                                     : Θ
dumber of Top Level RP Groups : 0
dumber of Tech Layers : 71 (61 of them have unknown routing dir.)
Total wire length
                                    : 265579.55 micron
                                    : 108142
: 112150
Total number of wires
Total number of contacts
icc2 cholls
Report_qor
0.7439
icc2_shell> report_qor
**************
Report : qor
Design : msrv32 top
Version: T-2022.03-SP4
Date : Wed Dec 13 14:24:34 2023
*************
Information: Timer using 'CRPR'. (TIM-050)
Scenario
                  'default'
Timing Path Group 'clk'
Timing Path 5...

Levels of Logic: 56
Critical Path Length: 10.04
Critical Path Slack: 0.00
10.00
Critical Path Clk Period:
                                 0.00
Total Negative Slack:
No. of Violating Paths:
Worst Hold Violation: 0.00
Total Hold Violation: 0.00
No. of Hold Violations: 0
Cell Count
_____
Hierarchical Cell Count: 27
Hierarchical Port Count: 4101
Hierarchical Port Count:
Leaf Cell Count:
                                   9154
                                   1406
Buf/Inv Cell Count:
Buf Cell Count:
                                     499
Inv Cell Count:
                                    907
CT Buf/Inv Cell Count:
                                      Θ
                             7541
Combinational Cell Count:
   Single-bit Isolation Cell Count:
                                                             Θ
   Multi-bit Isolation Cell Count:
   Isolation Cell Banking Ratio:
                                                             0.00%
   Single-bit Level Shifter Cell Count:
   Multi-bit Level Shifter Cell Count:
                                                             Θ
   Level Shifter Cell Banking Ratio:
                                                             0.00%
   Single-bit ELS Cell Count:
   Multi-bit ELS Cell Count:
                                                             0.00%
   ELS Cell Banking Ratio:
Sequential Cell Count:
                                  1613
   Integrated Clock-Gating Cell Count:
                                                             Θ
   Sequential Macro Cell Count:
                                                             0
   Single-bit Sequential Cell Count:
                                                            1613
```

Θ

0.00%

1.00

Multi-bit Sequential Cell Count:

Sequential Cell Banking Ratio:

BitsPerflop:

Macro Count:

523.03 190.47 907.15 481.66 425.49 0.00
190.47 907.15 481.66 425.49 0.00
190.47 907.15 481.66 425.49 0.00
386.40 847.70
29713.50 nly): 29713.50 234.10
9469 9 1 8