

Router3x1 project report

Task1:: Create the Design Library, Read the RTL



Analyze the Verilog RTL files: analyze -format verilog [glob risc_rtl1/*.v] ● Note: The glob command used above returns a list of all files that match the pattern. ☐ Create a linked "top" block: elaborate risc_core set_top_module risc_core




set_auto_floorplan_constraints -core_utilization 0.7 -side_ratio {1 2} -core_offset 10

floore plane is set using above command


Task2: Run compile_fusion initial_map

Run stage 1 of compile, initial_map:



Task 3: Run compile_fusion logic_opto

Run stage 2 of compile, logic_opto:_run_compile_stage_save logic_opto ,You should see that the floorplan has been created automatically, pins are placed along all 4 edges, and a first coarse placement has taken place (zoom in to examine). Timing-driven logic optimization occurs before and after placement. Here is a screenshot of the design after stage




esh/VLSI_PD/Fusion_compiler_labs/FC_LABS/finalproj/run.tcl

Task 4: Run compile_fusion initial_place

Run stage 3 of compile, initial_place:_run_compile_stage_save initial_place

The placement performed here is buffering-aware timing-driven placement(confirm by searching for the second "Placement Options" table in the log file (compile _fusion.initial_place.log).

Note that the placement is still coarse, the standard cells are not legalized.



Task5::Run compile_fusion initial_opto

Run stage 5 of compile, initial_opto:_run_compile_stage_save initial_opto

This stage performs many optimization steps, including CCD, scan insertion, etc.

Zoom into the layout and you will see that placement seems to be fully legalized -standard cells are placed inside the placement rows and are not overlapping. Run the following command to check whether all cells are indeed placed legally:check_legality




r_labs/FC_LABS/finalproj/run.tcl


Task 6: Run compile_fusion final_place Run stage 6 of compile, final_place:_run_compile_stage_save final_place

Check placement legality again:check_legality

This time cell placement is fully legal. This is not the last stage though, more optimizations and incremental placement will occur during the 7th compile stage, after which final legalization takes place



• Run compile_fusion final_opt



Power report

Cell Internal Power = 6.75e+08 pW (86.5%)
Net Switching Power = 1.05e+08 pW (13.5%)
Total Dynamic Power = 7.81e+08 pW (100.0%)

Cell Leakage Power = 4.76e+08 pW

Attributes

u - User defined power group

Power Group	Internal Power	Switching Power	Leakage Power	Total Power	(%)	Attr
io_pad	0.00e+00	0.00e+00	0.00e+00	0.00e+00	(0.0%)	
nemory	0.00e+00	0.00e+00	0.00e+00	0.00e+00	(0.0%)	
black_box	0.00e+00	0.00e+00	0.00e+00	0.00e+00	(0.0%)	
clock network	5.80e+08	8.95e+07	8.74e+96	6.78e+08	(54.0%)	
register	8.59e+07	3.09e+06	3.36e+98	4.25e+08	(33.8%)	
sequential	0.00e+00	0.00e+00	0.00e+00	0.00e+00	(0.0%)	
combinational	9.40e+06	1.27e+07	1.31e+08	1.53e+08	(12.2%)	
Total	6.75e+08 pW	1.05e+08 pW	4.76e+08 pW	1.26e+09 pW		
1						

Multi-Corner Multi-Mode Setup

In a different terminal window, open the file: Design_data/mcmm_risc_core.tcl

This script first creates the modes, corners, and scenarios needed for multi-corner multi-mode (MCMM) optimization of this design.

• Note: The script takes advantage of Tcl arrays (set array Name (var Name)) value) to create efficiently-coded for each loop.

Mcmm is loaded using below command

*****source scripts/mcmm/mcmm_router.tcl


```
puts "RM-info : Running script [info script]\n"
# Tool: Fusion Compiler
# Script: mcmm_risc_core.tcl
# Applies MCMM constraints
remove scenarios -all
remove modes -all
remove corners -all
set m_constr(func)
                     "risc_core_m_func.tcl"
set m constr(test)
                      "router m test.tcl
                      "risc core c ss 125c.tcl"
set c constr(ss 125c)
                     "risc_core_c_ss_m40c.tcl"
"risc_core_c_ff_m40c.tcl"
set c constr(ss m40c)
set c constr(ff m40c)
set s constr(func.ss 125c) "risc core s func.ss 125c.tcl"
set s_constr(func.ss_m40c) "risc_core_s_func.ss_m40c.tcl"
set s constr(func.ff m40c) "risc core s func.ff m40c.tcl"
set s constr(test.ss 125c) "risc core s test.ss 125c.tcl"
set s constr(test.ff m40c) "risc core s test.ss m40c.tcl"
## Mode, corner and scenario creation
foreach m [array names m_constr] {
      create_mode $m
Foreach c [array names c constr] {
      create corner $c
foreach s [array names s_constr] {
      lassign [split $s "."] m c
      create_scenario -name $s -mode $m -corner $c
## Populate modes, corners and scenarios
foreach m [array names m_constr] {
      current mode $m
```

Power and Ground (PG) Prototyping

PG prototyping can help you create a basic PG mesh very quickly. All you need to specify are the PG net names, the layers, and the percentage of the layers you want to use for PG routing. This is most commonly used as a placeholder for the final power mesh, to check congestion issues that a PG mesh may cause. From the Tasks palette, select PG Planning PG Prototyping

PG is source using below command

source scripts/pns.tcl




SI PD/Eusion compiler labs/EC LABS/finalproi/run.tcl


CTS


Define CTS Non-Default Routing Rules

we will specify CTS non-default routing rules, as well as clock cell spacing rules. \(\) Open the file scripts/ndr.tcl in an editor

the green color in below image is clock tree










Routing and Post-Route Optimization

The routing is done by using below command

route_auto







The RUN script used for our design

```
#drc
compile fusion -from initial drc -to initial drc
all high transitive fanout -nets -threshold 100
all_high_transitive_fanout -nets -threshold 40
get_scan_chain_count
#INITIAL OPTO
compile fusion -from initial opto -to initial opto
check legality
report optimization history
###final place
compile fusion -from final place -to final place
check_legality
report_power
####final opto
compile fusion -from final opto -to final opto
report_qor -summary
#####
source scripts/mcmm/mcmm_router.tcl
write floorplan
source scripts/pns.tcl
##################
report_clock_qor -type structure report_clock_tree_options
derive clock cell references -output cts leq set.tcl
set CTS_CELLS [get_lib_cells "*/NBUFF*LVT */NBUFF*RVT */INVX*_LVT */INVX*_RVT */CGL* */LSUP* */*DFF*"]
set dont touch $CTS CELLS false
set_lib_cell_purpose -exclude cts [get_lib_cells]
set_lib_cell_purpose -include cts $CTS_CELLS
source scripts/cts include refs.tcl
report_lib_cells -objects [get_lib_cells] -columns {name:20 valid_purposes dont_touch}
source -echo scripts/ndr.tcl
report_routing_rules -verbose
report_clock_routing_rules
report_ports -verbose [get_ports *clk]
set_driving_cell -scenarios [all scenarios] \
-lib cell NBUFFX16 RVT [get ports ate clk]
report_ports -verbose [get_ports *clk]
```

```
current scenario $scen
set clock uncertainty 0.1 -setup [all clocks]
set_clock uncertainty 0.05 -hold [all_clocks]
report clock settings
set app options -name clock opt.flow.enable ccd \
-value false
clock_opt -to route_clock
report qor -summary
current mode
report clocks
report clocks -skew
report clocks -groups
source scripts/cts ex ndr.tcl
get scenarios -filter active&&hold
report scenarios
Synopsys Customer Education Services
# Fusion Compiler
# Run script for Routing and Post-routing Optimization Lab
# Design should have been loaded using load.tcl
report_qor -summary
      check for any issues that might cause problems during routing
      the app option allows for more detailed reporting
set app options -name route.common.verbose level -value 1
check design -checks pre route stage
set app options -name route.common.verbose level -value 0
# Examine the EMS messages using the GUI
# Please ignore the NEX-048 Error
```

```
Antenna
source -echo ../ref/tech/saed32nm_ant_1p9m.tcl
report_app_options route.detail.*antenna*
             Set application options for track and detail routing
 set_app_options -name route.track.timing_driven -value true set_app_options -name route.detail.timing_driven -value true set_app_options -name route.detail.timing_driven -value true
 set app options -name route.detail.force max number iterations -value false
 # Since we enabled timing driven routing, we enable SI as well so the router knows about the delta delays # ... or we don't in order to make this lab more exciting towards the end... # set_app_options -name time.si_enable_analysis -value true
Check the power supplies
 report_power_domains
# The following lines were already done prior to clock_opt final_opto

# set_app_options -name route.common.number_of_secondary_pg_pin_connections -value 2

# set_app_options -name route.common.separate_tie_off_from_secondary_pg -value true

# if {[get_routing_rules -quiet VDDwide] != ""} {remove_routing_rules VDDwide} }

# create_routing_rule VDDwide -widths {M1 0.1 M2 0.1 M3 0.1} -taper_distance 0.2

# set_routing_rule -rule VDDwide -min_routing_layer M2 -min_layer_mode allow_pin_connection -max_routing_layer M3 [get_nets VDD]

# route_group -nets {VDD}
 # Have a look at the secondary PG routing for the level shifters:
 change_selection [get_cells -hierarchical -filter is_level_shifter&&full_name=~*RISC*]
 ***************
 route auto
 check routes
 # GUI DRC analysis
             DRC errors?
# route_detail -incremental true -initial_drc_from_input true
# Shorts? can't be fixed? Try deleting shapes, then run:
# route_eco -utilize_dangling_wires true -open_net_driven true
```

```
# Configure StarRC extraction
set_starrc_in_design -config ./scripts/starrc_config.txt
report qor -summary
set app options -name time.si enable analysis -value true
set_app_options -name time.enable_ccs_rcv_cap -value true
# Will only work with CCS libraries:
set_app_options -name time.delay_calc_waveform_analysis_mode -value full_design
# set_app_options -name time.awp_compatibility_mode -value false ;# false by default
report_qor -summary
\verb|report_qor -summary -pba_mode path|\\
## Post-Route Optimization
****************
        power optimization, CCD, CTO are controlled via app options.
# report_app_options route_opt.*
# Note: For this lab, leave these disabled. Not required, and will lead to longer runtimes...
# set_app_options -name route_opt.flow.enable_ccd -value true
# set_app_options -name ccd.post_route_buffer_removal -value true
report_qor -summary
\overline{m{\#}}# To disable soft-rule-based timing optimization during ECO routing, uncomment the following.
# This is to limit spreading which can touch multiple routes and impact convergence.
#set_app_options -name route.detail.eco_route_use_soft_spacing_for_timing_optimization -value false
set_app_options -name route_opt.flow.enable_ccd -value false
# For more accuracy, you could switch to PBA now.
# For this lab, it's not necessary
# set app options -name time.pba optimization mode -value path
report_qor -summary -pba_mode path
rename_block -to_block ORCA_TOP/route_opt
save_lib
```

After completion of routing the content in project folder are

