Computer Anchitecture MID CSE-3503 | sugession of Sheigh & Habib Sin


Sonowan Mahabub C201032 Cell: 01521564157

Q1) Why is it important for us to Study Computer Architecture?

Ans: Computer Architecture is a set of rules and methods that describe the functionality, organization and implementation of computer systems. In a nutshell, CA is basically the set of rules that control how handwar and software interact together.

Computer Anchitecture can Help you more than you think Reason why should learn CA-

- aryou will lively use it for the next of your life.
- o CA is one of the most fundamental subjects in Computer Science. As without Computer, Computer Science would not exist.
- you need to understand how the instructions and operations actually work and interact together to muce your software better; because whatever you do, no matter what, it is on top of CA.
- · Computer Architecture will help you design, develop and implement applications that are bettern faster, cheapen, more efficient and easier to use because you will be able to make informed decissions instead of gressing estamating and assuming
- will have to understand the handware.



Ans: RISC, which is an acronym for Reduced Ing-Ans: RISC, which is an acronym for Reduced Ing-Anuction Set Computer and CISC, Short for Complex Instruction Set Computer, refer to the estegory of the processor, or more accurately, the ingtruction set anchitecture (ISA).

The main idea behind CISC processors is that a single instruction can be used to do all of the looding, evaluating and sonting operations. The goal of the CISC approach is to minimise the number of instructions per programme.

The primary good of RISC processors is make hondwork simpler by using an instruction set thats composed of a few bosic steps for loading, evaluating and sorting operations.

Different beth RISC and BISC one given in the filming

table-	1	Log variabile
RISC		CISC Renavariation
Emphasis on Software	a	Emphasis on Hondware
Small number of fixed length instructions	ь	Large number of instruc-
simple, standardised instructions	c	Complexy variable-length instructions
single clock cycle ins-	d	Instructions can take several clock cycles.
Heavy use of RAM		Mone efficient use of RAM
Low cylcles pen second with large code sizes	5	small code sizes with high cycles pen second

Although the above showcases differences bet the

two architectures, the moin difference beth RISC and CISC is the GPU time taken to execute a given program. RISC architecture will shorten the execution time by reducing the evenage clock cycle per one instruction.

Thus, 9+ can be said RISC Is better as it also can be designed quickly than CISC processors due to its simple

anchitecture.

Q3 Which is better/important bet LSI and VLSI?

Ans: LSI Stands for Large-Scale Integration and VISI stands for Very Large-Scale Integration.

Integration	Technology	Number of devices	Typical Functions
LsI	Bipolan and MOS	100-10,000	ROM and RAM
VLSI	CMOS (most commonly)	20,000-5,000,000	processons
		- (Table -> 1.2	

from the above table, we can see the typical number of devices is more in VLSI than LSI and Also VLSI is the current level of computer microchips miniaturization. So, VLSI is objously better than LSI.

Q4 Defination

Computer Anchitecture: See in Q1 (page-1)

Computer Organization: 3+ is how operational attributes are linked together and contribute to reali
ping the architetural specification. It deals with a

structural relationship. ALV, CPU, memory are the

significant components of Computer Organization.

Relative Penformence: gi is the ratio bel two computer (suppose, A and B)'s penformence.

R.P = penformence A = n

penformence B

machine A is ntines fasten than B.

Remember,

CPI = CPU clock cycles for the program = Zi CPI: X I:

Instruction Count = Instruction Count

MIPS = Instruction Count = Clock Rafe

Execution Time X 206 = CPI X 106

Example Consider computing the overall CPI for a machine A for which the following performance measures were recorded when executing a set of benchmark programs. Assume that the clock rate of the CPU is 200 MHz.

			-	1	
-	-	1-	-1)	١
t					

Instruction category	Percentage of occurrence	No. of cycles per instruction
ALU	38	1
Load & store	15	3
Branch	42	4
Others	5	5

Assuming the execution of 100 instructions, the overall CPI can be computed as

Example Suppose that the same set of benchmark programs considered above were executed on another machine, call it machine B, for which the following measures were recorded.

0	Instruction category	Percentage of occurrence	No. of cycles per instruction
FX	ALU	35	1
	Load & store	30	2
	Branch	15	3
	Others	20	5
EX	Load & store Branch	30 15	는 그 없이 다니죠?

What is the MIPS rating for the machine considered in the previous example (machine A) and machine B assuming a clock rate of 200 MHz?

Q5] Perfomence Measures [Math of page 7,8]

Ex-011 We know that, CPI= Zin CPI; XI;

 $=\frac{38 \times 1 + 15 \times 3 + 42 \times 4 + 5 \times 5}{100}$

EX-02 For machine A,

Forma machine B, = 70.24

CPIb = 35x1+30x2+15x3+20x5 = 2-4

MIPS = Clock Rate = 200×106 = 83.67

Thus MIPS, > MIPS.

Note that, MIPS -> Million instructions-per-second PI -> Clock Cycle-per- second

CPI: Cycle Per Instruction on, Clock Per Instruction (CPI) is the number of computer clock speed cycles (alternating cunnent pulse) that occurs while a computer instruction is being executed (performed by the computer processon). The number of cycles per instruction can be reduced by using pipelineing on some superiscalar processon, more than one instruction can be performed during a single clockyde Clearly, How many cycles an instruction takes in orden to be executed.

CPI = CPU Clock cycles for the program

It is known that the instruction set of a given machine consists of a number of instruction categories: ALU, load, stone, branch and so on: So, the average GPU can be computed as- $\sum_{i=1}^{n} CPI_i \times I_i$ for a property for any solution count for a property corresponds to the construction count for a property corresponds to the corr

MIPS: it is shoot for million of instruction-pen-second (the rate of instruction execution pen unit time), MIPS is the approximate number of instructions a cpu can execute in one second. It helps in the ealculation of cpuprocesson speed (cycles pen second), cpI (average clock cycles per instruction) and Execution time. It handle when the amount of work is large. MIPS is defined

MIPS = Instruction count = clock Rate CPIX 106

ton example, The intel 80386 (386) computer processor was capable of penforming more that five million instructions every seconds, 5 MIPS.


Q7 Read Operation of Memory:

Ans: To penform a memory read operation, the MDR and MAR are used as follows -

The address of the location from which the word is to be read is loaded into MAR.

@ A read signal is issued by cpu.

(3) The required wond will be loaded by the memory into the MDR ready for use by the CPU.



In the diagram,
MDR can contain any ganbage value
and MAR is containing 2003 memory
address. After the execution of read
spenation, the data of memory location
2003 will be read and the MDR
will get updated by the value of
the 2003 memory location.

by or makabul

Fig: Memory Read Openation

Extram

Note that

MAR: Memony Address Register is the address register which is used to stone the address of the memony location, where the operation is being penformed.


MDR: Memory Data Register is the data tregister which is used to stone the data on which the openation is being penformed.

081 Addressing Modes:

Of Dinect Addressing Mode: In this addressing mode, other address field of the instruction contains the effective address of the openand.

· only one reference to memory is required to fetch the operand.

· 9+ is also called as absolute addressing mode.




Example: ADD X will increment the value stoned in the accumulator by the value stoned at memony location X.

@ AC ← AC + [X]

@ load 1000, Ri Ri E M [1000]

• The address field of the instructions specifies the address of memony location that contains the effective address of the open and.

· Two references to memory are required to fetch the open and.



Example: ADD x will increment the value stoned in the accumulation by the value stoned at memony location specified by x.

AC LACT [X]

-> Based on the ability of Effective address, 9DM is two kinds-

@ Register Indinect: one register and one memory reference is required to access data.

D Memony Indirect: Two memony reference is required


@ Relative Addressing Mode: In this mode,

effective address of the openand is obtained by adding the content of program counter with the address part of the instruction.

Content of program countent
Address part of the instruction
Note: program Counten

(PC) always contains the
address of the next
instruction to be

executed.



Q91 Subnoutine Seanch-

MAIN PROGRAM

MOVE \$1000, R1 ; R1 < 1000 MOVE N, RO POR CALL SUBROUTINE SEARCH SEARCH SUBROUTINE , R3 < 0 This negister is set to 1 when the value is found CLEAR R3 MOVE ×1000, R1 ; R1 ← 1000 ; Ro - N MOVENLRO COMPARE (R1)+ VAL; Use auto increment mode Next: BRANCH-IF EQUAL Found; Bronch if R1 equal to VAL ; R. - 2 DECREMENT R. BRANCHLIFYO NEXT ; Ane all values in list checked COMPARE R., O BRANCH-IF-EQUAL , NOT Found MOVE \$1, R3 ; Value VAL Found at position R1-1 Found : Not-Found: RETURN SEARCH Fig: Seanch Subnoutine

Trepaned by: Sorrowar Mahabub Cell: 01521564157