#### Bismillahhir Rahmanir Rahim



### আন্তর্জাতিক ইসলামী বিশ্ববিদ্যালয় চট্টগ্রাম ত্তিক্র ত্তিকার আন্তর্ভার্ক ত্তিকার International Islamic University Chittagong

# Lab Report on

02

Intel 8086 Microprocessor's Internal Architecture

Submission Date & Day 23 August, 2022 (Tuesday)

Course Title: Microprocessor, Microcontrollers & Embedded System

Course Code: CSE-3524

Submitted to-

Md. Safayat Hossen

Assistant Lecturer, Dept. of CSE, IIUC

Cell: 01736161688, safayathossen@iut-dhaka.edu

Submitted by

### MD. SOROWAR MAHABUB RABBY

Matric ID: C201032, Section: A, 5th Sem., Department of CSE, IIUC

Cell: 01521564157, 01961537181

F-mail: sorowarmahabub bsc.ese.iluc@email.com

Signature



Experciment No.: 02

Experiment Name: Intel 8086 Microprocessoris
Internal Arcchitecture.

Introduction: 8086 Microprocesson is an enhanced version of 8085 microprocesson that was designed by intel by 1976. It is a 16-bit mp having 20 address lines and 16 data lines that provides up to 1985 to rage.


Abstract: This experiment aims to know the internal architecture of intel 8086 mp in details.

Features of 8086 MP: The most powerful features of 8086 microprocessor are given in the following-

#If has an instruction queue, which is capable of storing 6 instruction byte from the memory resulting in faster processing.

Fight was the fingl 16-bit processon having 16 bit ALU, 16 bit registers, internal data bus and 16 bit external data bus.

# 9t uses two stages of pipelineing i.e Ferlich stage and Execute Stage, () which improves penfomence. To Fetch stomages can prefetch up to 6 bytes of instruction and storage them in the queue. 12 24 氾 <u>25</u> 站 12 Fig: Stonage instruction after prefetch & Execute Stage executes 18 these instruction. # 9+ consists of 29,000 transistors. Memony Segmentation: onto increage execution speed and fetching speed, 8086 segments the memony. ogt's 20 bit address bus can address IMB of memony, it segements it into 4x64 UB segments. @ 8086 works only with four (4) to x 64 KB segments within the whole IMB memory. The internal architecture of intel 8086 microphocesson is devided into 2 units \_021 The Execution Unit (EU) 021 The Bus Intenface Unit (BIU)






Fig: Internal Architecture
of 8086 MP

# Execution Unit:

The main components of the Eu ane heneral purpose negristens, the ALU, special purpose registens Instruction Register and Instruction Decoder, and the flag status Register.

@ fetches instructions from the queue in BIU decodes and executes anthmetic and logical openations using ALU.

6) sends control signals for internal Data transfer operations within microprocessor.

Osends nequest signals to the BIU to access the external module.

Ogt openates with respect to 1-States (clock-cycles) and not machine cycles.

8086 has four 16 bit general purpose registers AX, BX, CX and DX. Stone intermediate values during execution. Each of these have two 8 bit parts (higher and lower).

- AX register: It holds openands and nesults during multiplication and division openation. Also an accumulator during string openation.
- · BX register: It holds memory address ( offset address) in indirect addressing modes.
- · CX register: It holds count for instruction like loops, notate, shift and string openation
- · DX registen: It is used AX to hold 32 bit values during multiplication and division.
- · ALU(Anthmetic Logic Unit)(16 bit): performs and 16 bit anthmetic and logic operation.

## BUS Intenface Unit:

It provides the intenface of 8086-to external memory and 1/0 Devices via the System Bus. It performs various machine cycles such as memory read. I/o read etc. to Iransfer data bet memory and I/o devices.

BIU performs the following function-

OIL generales the 20 bit physical address for memory access.

DIL fetches instruction from the memory.

OIt Inansfers data to and from memory and I/o devices.

D'maintains the 6 byte prefetch instruction queue (supports pipelining).

The BIU mainly contains the 4 segment registen, the instruction pointer a prefetch queue and an address generation circuit.

- · Code Segment negisten: 9+ holds the base address for code segment. All programs are stoned in the code segment and accessed via the IP (instruction pointer).
- · Data Segment negisten: It holds the base address for Data segment.
- · Stack Segment register: It holds the base address for stack segment register.

· Extra segment register: It holds the base address for the extra segment?

### Instruction Pointer (IP):

⇒ It is a 16 bit negister. It holds the offset of the next instructions in the code segment.

> IP is incremented after every instruction byte is fetched.

⇒ IP gets a new value whenever a branch instruction occurs.

> cs is multiplied by 10H to give 20 bit physical address of the code segment.

> Address of the next instruction is calcu-

### Example:

CS = 4321H IP = 1000H then CS × 10H = 43210H+0ffset = 44210H

· Address Generation Circuit:

=> The BIU has a physical address genenation cincuit.

> 9+ generates the 20 bit physical address using segment and offset address using formula:

Physical Address = Segment address x 10H + offset address

· 6 byte prefetch Queve:

> Felching the next instruction (by BIV from CS) while executing the current instruction is called pipelining.
> gets flushed whenever a branch instruction occurs.

Discussion: This was our second lab of this semester. Students were introduced with the intel 8086 microprocesson kit. The outcomes of this lab experiment may written as follows -

> The students became familian with the intel 8086 microprocesson.

The students knew about the internal anchitecture of intel 8086 microprocessor

about the Ev and BIV of intel 8086 mp and how its each pant works.

fore this experiment will helps the students to do further experiments of Microprocesson, michocontroller and embedded system lab, with the mentioned 8086 mp kit.

Submitted by Sonowan Mahabub
-ID: C201032
Cell: 01521-564157