## FUNCTIONALITY. OF 8259 [ PROGRAMMABLE INTE =

→8259 miluofrio cessor is defined our Priogrammable Interrupt Controller (PIC) miluoprio cessor. There are 5 hard ware interrupts in 8085 and a hardware interrupts in 8085 and 8086 respectively. But by connecting 8259 with CPU, we can showase the interrupt handling capability.

8259 combines the multe interrupt output, Interpring of Jingle PIC provides 8 interrupts inputs from IRO-IRT.


## Fædwees of 8259 Programmable Interverpt Conkolleri

The feature of 8259. programmable Interrupt Controller our

- ·Intel 8259 is designed for Intel 8085 and Intel 8086 missoprocessor.
- · It can be jougeammed either in level triggered on in edge triggered intorrupt level.
- · We can masked individuals bits of intoverept request register.
- · We can invuase intoupt handling capability upto 64 intourpt level by sees a ding further . 8 259 PIC.

· Clock eycle le not nequired.

- I st can manage eight pulouity Enterrupts. This is equevalent to prioriting eight interrupt pins on the prioriting place of INTR pin.
- If is possible to locate vector table for these additional interrupts any whom in the memory map. However, all eight interrupts one spaced at the interval of either pour or eight locations.
- By cascading mine 82593 Et is possible to get 64 poliolity interrupts.
- H. Intourpt mask negister makes et posse ble to mask. indhrêdual interrupt nequest.
- 5). Mu feature of 8259 A can be programmed to.
  accept elthor the level triggered on the edge triggered.
  belowup t request.
- if both the help of 8259 A user can get information of ferring belowupts, in- source intowupts and masked betweenth
- I. The Features of 8259A is designed to minimize the software and neartherne over head in handling multi-level powdrity interrupts.



Block.	DESCRIPTION.
Data Bus Buffer.	This block is used to communicate.
	between 8259 and 8085/8086 by.
The same against the same of	auting as buffer. It takes the control
palmanana, see	word from 8085/8086 and send it
AND THE PROPERTY	to the 8259. It thankfus the opcode.
	of the selected Interoupts and address of
	ISR to the other connected missione
	-1850r. It can bend masumum o
	I ata time.
Alan a branch some sa	This block works when the value of pin
	cc io. This block is used to fow middle
	depending upon the ripute of KD and WK.
	These are active low fins for mead and
The property of the second	1 Double.
Conhol Logic.	It venkole the functionality geach block. It
	has for called INTR. This is connected
	to other microporocessors for taking the interrupte nequest. The INT pin is used to
	gere the output if 8 259 is enabled, and als
	the Enterupt feage or other microprocessors
	are high thunthui courses the value of
	throught INT pin high, and in this
	vony this chip can tusponds nequests
	made by other microporocessors.
Tolomer D. 1	It stores all intoverpt level that are
Indoorapt Request	nequesting for Antonium & source
Register.	I moray of sources
Interoupt Service	41 19 01 1 0 1 10 1 0 8 0 1
Darba	It istores interoupt level that will be a marked be be autountly being
Register.	Λ.
	osecute.

Scanned by TapScanner

Interoupt Mask. Registert.	It storce intercupt level that will be masking bits of intercupt level.
Priority Resolver	It chicks the three registers, and betthe pollotity of the interrupts. It Interrupt with the hignest pollority is betin the ISR negister. It also next the interrupt level which is already been serviced in the IRR.
Caseade Buffer.	To Procease number of Phosomet birnine can caude more number of phrs, byushy cascade buffer, when we are going to Proceed the Protocoupt capability, CSA lines are used to control multiple Protocoupts.