8257 DMA CONTROLLER

and peripheral devices shough CPU, it is a time consuming process for such cases DMA (Direct morning Access) method is preferred.

Sunce is DMA?.

His a technique of transferring deuter from I to to momory
and from mondy to 100 enishout the intersention of CPU.

DMA moods a hardware caused DMAC I Direct morney Access

Controller of manage deuter transfer.

8257 DMAC => Ats a 4 channol DMA constroller next manges

anta transfer for microprocessor. The 110 downess request to 8257

for DMA she 8257 temporarily was address been and constrollows from microprocessor and transfers the data directly between 110 and monnory.

- The DTHA Completion than spens the data in theree modes:

 1) Burst mode: one DTHA has completion of System Bus, if releases the

 System Bus only exter acompletion of data than spens amountable the

 CPU has to encert for the system Bus.
- 2) Pycle stealing mode: In this mode, DMA forwafiely make the CPU
 to stop its operation and gains control area one bus for
 Short porioleg time to DMAC. after scuccospill data thangler,
 The DMAC noleases the bus and shen again request for
 System bus, like this, the DMAC steals the clock cycle for

Hansle going

3) Fransparent Modo: - In this amade, phAC takes the charge of system Bus.
only on CPV/ processor does not require the system Bus.

The DMA Docter Transfer Is Instituted Only After Recogning
HLDA Signal From The CPU]


DMACoponational Sequence

- 1) luhorener on 110 donnes enants to thomsper the cloud to 08

 prom morrory, it sends the OMA request (ORQ) to DMAC.

 DMAC anopte this and asks the CPU to hold for few clock kylles
 by sending it the 'Hold Request' [HD]
- 2) CPV grecoices mo 'Hold Request' (HLD) from DMAC and grelinguishes
 The bus and sends one 'Hold Acknowledgement' [HLDA] to

 DMAC
- 3) After Rocciuing The "Hold Acknowledge ment" (HLDA), DMAC acknowledget 16 delice (DACK) theat the date thromsper can be performed and DHA controller take the charge of the system bus and than sper the date to or from memory.
- 4) when she data transfer is a complished, the PMA graise on 'Interrupt' to let know the processor that the transfer is finished and the processor can take control over the bus again and start processing where it has left's



luberouer a possessoft is requested to read as evert a block of data, it instances the DMA controlled by sending the following importantion

- DROD-DRQ3: Mere are 4 individual channel DMA requeste inputo, ahich are uned by the periphenal almos for using DMA services.

 when my fixed priority much is selected, then DRQ to has the highest priority and DRQ3 has lawerst priority
- 2) DACKO-DACK3: These are the active low DMA acknowledge lines, which updates the requesting possipheral about the states of their requests by CPV. These lines can also act as stroke lines for requesting devices.
- DO -D7: Bidigrectimal limes ewhich are used to intograte the system bus and the intempt data bus of DMA controver. In the slave made, it costies command evalues to 8257 and states word from 8257. In Master mode, these lines are used to send higher byte of generated adaptes to late.
- 4) IOR: It is an actine-low bigachitional tai-state imput hime, which is used by CPV to read internal registers q \$257 in Skine modes.

 In master made , it is wad to read date from periphonal douice during momenty while eyels.
- To local context of actile to Sbit made register I uppositioned byte of libit pMA address register of terminal count register.

 In the master made, it is used to local the data to possiphoral dames desiring DMA womenty read eyelos
- 6) CIK: H is a clock progony signor which is nequestron for internal operation of \$257.
- TO RESET: _ This signal is Used to RESET To DMAC by disabling

- 8) As = These are four loosest significant address lines. In the same made, they are as an imput, entirely selects one of the gregisters to be greated by significant memory address output lines generated by \$257
- O) CS:- His air activo-low Chip select lime. In the Slave made,

 H enables the read I write operations to 1/ from \$257.

 In the master made, it disables the read/ write operations

 to 1/ from \$257.
- (0) Ay Az: These are me higher mibble of lawer byte address
- 11) READY: it is an Active high asynchroman input signal, entith makes OMA recody by inserting entit states
- 12) HRQ This signal is used to greature no hold gagest signal from output device I'm Mano mode, it is commoded even a DRQ imply line \$257. In master mode, it is commoded even HOLD imput q CPU.
- 13) TILDA it is the hold administrage ment signed which indicates the DMA contraller that the bus has been agranted to the nequestry horisheral by the CPV when it is set to 10
- 14) MEMR It is the low memory good signal, ewhich is used to reced the data from addressed memory location during DMA good agae.

- 15) MEHW: A 15 sho active low stack signal which is used to would open date to she addressed memory location during DMA would openation.
- 16) ADST: This signed in wood to comeout the higher byte of the memory address generated by the DMA contraver into kitchen
- 17) AEN: This signed is used to disable the address bus Idate hus
- 18) TC:-> "Terminal Court" which indicates the present DMA oyle to
 The peripheral device
- 19) MARK: The morth will be activated after look 128 eycles from
 The beginning. It indicates the current DMA cycle 115 the 128 th

 cycle sims proutous MARK output to belocked peruphonal do wie.
- 20) Uce: His the pariet signal enhich is required for the speristion