

8085 Instructions

- 1) MOV \rightarrow MOV R_d R_s \Rightarrow 1 Byte, 1 Machine cycle, 4 T-states [move]
MOV M \Rightarrow 1 Byte, 2 machine cycle, 7 T-states.

MOV is used to move 8 bit data content from two registers (source and destination) when it is in Register specified.

In MOV M, M is the memory address whose content is present pointed by HL register pair.

- 2) MVI R, 8 bit data \rightarrow 2 Byte, 2 machine cycle, 7 T-states [move immediate]
It is used to move 8 bit data into Register. [move immediate]

MVI Register, 8 bit data \Rightarrow moves 8 bit data to register immediately.

MVI M, data \rightarrow to load 8 bit data into a memory location pointed by HL pair immediately. \rightarrow 2 Byte, 3 machine cycle, 10 T-states.

It is immediate addressing mode.

- 3) ADD \Rightarrow ADD R \Rightarrow used to add content of Register specified to Accumulator content. 1 Byte, 1 machine cycle, 4 T-states.

ADD M \rightarrow add content specified in memory location pointed by HL pair to content of Accumulator.

1 Byte, 2 machine cycle, 7 T-states. all flags modified.

- 4) ADI \Rightarrow ADI 8 bit data \Rightarrow add an 8 bit value to content of Accumulator.
[Add immediate] 2 byte, 2 machine cycle, 7 T-states.
all flags modified. Immediate addressing mode.

- 5) ACI \Rightarrow add with carry immediate to Accumulator. ACI 8 bit data.
add 8 bit data to content of Accumulator along with carry.
It is immediate addressing mode. all flags are modified.
2 byte, 2 machine cycle, 7 T-states.

6) ADC \Rightarrow add with carry.

ADC R \rightarrow add the content of Register specified to content of Accumulator along with carry.

1 Byte, 1 machine cycle, 4 T-state.

ADC M \rightarrow add the content present at memory location pointed by HL pair to content of Register along with carry.

1 Byte, 2 machine cycle, 7 T-state.

All flags are modified.

7) ANA \Rightarrow "AND Accumulator".

ANA R \rightarrow logically perform "AND" operation between content of Register specified and content of Accumulator.

1 Byte, 1 machine cycle, 4 T-state.

ANA M \Rightarrow logically perform "AND" operation with content located at memory address pointed by HL pair and content of Accumulator.

1 Byte, 2 machine cycle, 7 T-state.

Auxiliary flag is set and carry flag is Reset.

8) ANI = AND immediate with Accumulator.

ANI 8 bit data \Rightarrow to logically perform "AND" operation between 8 bit data specified and content of Accumulator.

It is immediate addressing mode.

2 byte, 2 machine cycle, 7 T-state.

Carry flag is set to 0

Auxiliary flag is set to 1.

9) CMA \Rightarrow Complement Accumulator.

It performs 1's complement on content of Accumulator, result is stored in Accumulator itself.

no flags modified.

1 byte, 1 machine cycle, 4 T-states

10) CMP \Rightarrow Compare Accumulator

CMP R \Rightarrow Used to compare content of Register specified and content of Accumulator. It is basically $[A - R]$ operation.

Flags have value depending on $A - R$.

If $[A - R]$ result is positive $[+ve] \Rightarrow$ Signflag = 0

Zero flag = 0

Carry flag = 0

If $[A - R]$ result is negative $[-ve] \Rightarrow$

Signflag \Rightarrow 1

Zero flag \Rightarrow 0

Carry flag \Rightarrow 0

If $[A - R]$ result is equal i.e. $[A = R] \Rightarrow$ Signflag \Rightarrow 0

Zero flag \Rightarrow 1

Carry flag \Rightarrow 0

1 byte, 1 machine cycle, 4 T-states

CMP M \Rightarrow to compare content of Accumulator with content of operand at memory location pointed by HL pair.

1 byte, 2 machine cycle, 7 T-states.

11) DAA \Rightarrow Decimal Adjust Accumulator.

The 8 bit number in accumulator is adjusted to form two 4 bit BCD numbers. If value of least significant 4 bits of Accumulator is greater than 9 or if AC flag is set, 6 is added to Accumulator.

If value of most significant 4 bits of Accumulator is now greater than 9, or if CY flag is set, 6 is added to the most significant 4 bits of the accumulator.

All flags are modified. 1 Byte, 1 machine cycle, 4 T-states
Immediate addressing mode.

12) DCR \Rightarrow Decrement.

DCR R \Rightarrow Used to decrement the content of Register by one.

It is basically subtract 1 from the register specified contents. Decrement value is stored on Register R specified.

all flag except carry flag is modified

1 byte, 1 machine cycle, 4 T-states.

DCR M \Rightarrow decrements the content present at memory location pointed by HL register pair by one.

1 byte, 3 machine cycle, 10 T-states.

13) DCX \Rightarrow DCX R_p \Rightarrow decrement Register pair, Decrement Extended register pair.

This instruction is used to decrement content of R_p specified by 1.

and result is stored in Register pair itself

no bits are affected.

\hookrightarrow flag

1 byte, 1 machine cycle, 6 T-states.

14) HLT - ~~halt~~ ^{halt} the microprocessor. This is the last statement / instruction in any 8085 program. It tells the END of Execution of 8085 program.

It executes current instruction and halts any further execution. Reset is necessary to exit from halt state.

1 byte, 2 or more machine cycle, 5 or more T states.

15) INR \Rightarrow Increment

INR-R \Rightarrow This instruction increments the value of Register specified by op. It adds '1' to content of Register, and result is stored in Register itself.

All flags except carry flag is modified.

1 byte, 1 machine cycle, 4 T states.

INR-M \Rightarrow It increments the content present at memory location pointed by HL register pair by one.

1 Byte, 3 machine cycle, 10 T states.

16) INX \Rightarrow INX RP \Rightarrow Increment Extended Register pair.

This instruction is used to increment the content of Register pair specified by 1 and result is stored in Register pair itself.

no flag bits are affected.

1 byte, 1 machine cycle, 6 T-states.

17) JMP \Rightarrow unconditional jump / unconditional jump

JMP 16 bit address. The program sequence is transferred to memory address given in the operand.

3 byte, 4 machine cycle, 10 T-state.

There is no condition to jump.

18) JC \Rightarrow Jump on carry set. It is a conditional jump.

JC 16 bit address / label. The program sequence is transferred to particular label or 16 bit address if carry flag is set (1).

3 byte, 3 machine cycle, 10 T-states.

19) JNC \Rightarrow Jump on carry reset. It is a conditional jump.

JNC 16 bit address / label. The program sequence is transferred to particular label or 16 bit address if carry flag is reset (0).

[no carry].

3 byte, 3 machine cycle, 10 T-states.

20) JZ \Rightarrow Jump on zero. It is a conditional jump.

JZ 16 bit address / label. The program sequence is transferred to particular label / 16 bit address if zero flag is set (1).

3 byte, 3 machine cycle, 10 T-states.

21) JNZ \Rightarrow Jump on Non-Zero. This is a conditional jump.
The program sequence is transferred to particular label at 16 bit address
if zero flag is reset [0]. no zero flag set.
3 byte, 3 machine cycle, 10 T-state

22) LDA \Rightarrow Load Accumulator.
LDA 16 bit address. This instruction is used to load the Accumulator
with content from 16 bit memory specified.
Accumulator will have 8 bit content from 16 bit address.
Absolute addressing mode.
no flags are modified.
3 byte, 4 machine cycle, 13 T-states.

23) LDAX RP \Rightarrow Load accumulator from memory pointed by extended
Register pair. This is an indirect addressing mode.
Only BC and DE register pairs are used for LDAX RP.
LDAX H is not provided in 8085, because, it is same as
MOV A, M in its function.
1 byte, 2 machine cycle, 7 T-states.

24) LXI \Rightarrow Load register pair immediate
LXI RP, 16 bit data. This instruction loads 16 bit data into the
specified register pair.

BC, DE, HL are the register pairs.

Immediate addressing mode.
no flags are modified.

3 byte, 3 machine cycle, 10 T-states

25) ORA \Rightarrow OR Accumulator.

ORA R \rightarrow this instruction performs logical OR operation with specified Register's content and content of Register.

The result is stored in Accumulator.

1 byte, 1 machine cycle, 4 T-states

ORA M \Rightarrow performs logical OR operation with contents present at memory location pointed by HL register pair.

1 byte, 2 machine cycle, 7 T-states

26) ORI \Rightarrow OR immediate with Accumulator.


ORI 8 bit data \rightarrow it performs OR operation on 8 bit data specified and with content of Accumulator. The result is stored in Accumulator.

Carry flag and AC are reset to 0.

2 bytes, 2 machine cycle, 7 T-states

27) RAL \Rightarrow Rotate Accumulator left through carry.

It rotates the Accumulator content to left by 1 bit position.



bit from MSB is copied to CY flag bit, previous CY bit will be moved to least significant bit of Accumulator.


Thus it is a bit rotation of Accumulator & CY flag.

only carry flag is affected.

1 Byte, 1 machine cycle, 4 T-states

28) RAR \rightarrow Rotate accumulator, Right through carry.

It rotates the Accumulator content to Right by 1 bit position.



The least significant bit is coming out and will be copied on CY flag bit and previous CY flag bit will be moved to the most significant

bit position of accumulator.


Thus it is a bit rotation of Accumulator.

Only carry flag is affected.

1 Byte, 1 machine cycle, 4 T-states.

29) RLC \Rightarrow Rotate left Accumulator, without carry.

It rotates the content of Accumulator to left bit by 1 position.



MSB of Accumulator will come out and left rotate will create an empty space at LSB and this comes out bit will be copied at empty bit place and also on the carry bit in flag register. Thus carry flag gets a copy of bit moved out from its bit position.


It is only 8 bit rotation of Accumulator content.

Only carry flag is affected.

1 Byte, 1 machine cycle, 4 T-states.

30) RRC \Rightarrow Rotate Right accumulator. without carry.

It rotate the content of Accumulator to right by 1 bit position.



LSB will come out from Accumulator and will be copied to carry bit in flag register and also will be copied to MSB position of Accumulator.

This is 8 bit rotation of Accumulator content.

Only carry flag is affected.

1 byte, 1 machine cycle, 4 T-states

31) STA \Rightarrow store accumulator.

~~The~~ STA 16 bit address. This instruction is used to store Accumulator 8 bit content to specified memory location.

This is absolute addressing mode.

No flags are modified

3 Byte, 4 machine cycle, 13 T-states.

32) STAX \Rightarrow Store Accumulator content in memory pointed by extended register RP.

STAX RP. This instruction uses register indirect addressing mode for specifying destination.

The content of Accumulator will be written to memory location pointed by 16 bit address or stored in Register pair.

1 Byte, 2 machine cycle, 7 T-states.

33) SUB \Rightarrow subtract.

SUB R \Rightarrow used to subtract content of Register specified from content of Accumulator.

1 machine cycle, 1 Byte, 4-7 states. all flag modified.

SUB M \Rightarrow used to subtract content present in memory location pointed by HL pair from content of Accumulator.

1 Byte, 2 machine cycle, 7 T-states.

34) SUI \Rightarrow subtract Immediate.

SUI 8 bit data \Rightarrow subtract a 8 bit data from Accumulator content and store result in Accumulator.

all flags modified.

Immediate addressing mode.

2 Byte, 2 machine cycle, 7 T-states.

35) SBB \Rightarrow subtract with Borrow.

SBB R \Rightarrow subtract content of specified Register from Accumulator content along with Borrow. The result is stored in Accumulator.

1 Byte, 1 machine cycle, 4 T-states.

SBB M \Rightarrow subtract content specified at memory location pointed by HL pair along with borrow.

1 Byte, 2 machine cycle, 7 T-states.

all flags are modified.

36) XRA \Rightarrow Exclusive OR Accumulator.

XRA R \Rightarrow perform logical Exclusive OR operation on Register content and Accumulator content.

Result is stored in Accumulator.

1 Byte, 1 machine cycle, 4 T-states.

XRA M \Rightarrow perform logical Exclusive OR operation on content of operand at memory location pointed by HL pair.

1 Byte, 2 machine cycle, 7 T-states.

37) XRI \Rightarrow Exclusive OR Immediate with Accumulator.

XRI 8 bit data \Rightarrow This instruction is used to perform Ex-OR between 8 bit data and Accumulator content.

The result is stored in Accumulator.

2 Byte, 2 machine cycle, 7 T-states.
