

ilps

Flip-Flop

S

* sequential
logic

A

combinational

cft.

olps

7 Memory

elements

*

& Memory elements

store binary

information which defines the

state

f

the sequential

circuit

at any given

time.

* byn chronous sequential
cket--when

olp change states in time
with

a clock

A clock signal must be
present inorder for the alps to
change state.

synchronous sequential
circuits

*

that use clock pulses in the inputs of memory elements are called clocked sequential circuits & Asynchronous - independent of clocking. The output can change that without having to wait for a clock pulse.

* Flip flops are memory elements used in sequential circuits.

★ A

FF \bar{u} a bistable electronic

تر

circuit that has 2 stable states .

it's opp is either $0V$ (0) or $+5V$
(1) .

since it opp

will remain as set untill somethi

A FF has memory

ид

is done to
change

device.

it

memory

*

Binary information can
enter a FF in a variety of
ways, giving rise to different
types of FFA

4 Easiest to

to way

to construct a

FF is to connect 2 inverters

in series.

V2 B

V3

A

B

X3=0V

$V1 = V3 = 0V$. If a fl6 line
is connected, removing the
and at V1, $V1 = \sqrt{3} =$
0V

راله

+Vcc V1=5V

V_2
 $= 0V$

D_0

$V_2 = 5V$

(v, xv)

remain at

5V with feed

back)

*


SR/as flip

flop

The additional inputs on NOR and
NAND gates provide a

convenient
means for application of i/p
signals

to switch the FF from one state to
the other.



か

او

Reset

B

set

RS

Q

a

faction


Nor

ДЕЯТ

ДО

last state No
change

x



Forbidden

* for a NOR gate if any inputs is 1/0.

* $R=S=0$: since a NOR gate has no

effect in its

o/p,

the FF remains in last state.

* $R=0, S=1 : \dot{R}=0$, both

i)ps of

gate A are 0, so $Q=1$. Thus I
at,

Si/p is said to SET the FF and it
switches to stable state where

$Q=1$

* $R=1 S=0 : Q=0, Q=1: \text{RESET}$

the

FF and it switches to a stable

state $Q=0$.

* $R=S=1$: Both a & Q

$= 0$

○ at the

same time. Hence this state is
forbidden

R

Q

100

NAND gate latch (Rs

FF)

In

5

A

ارکا

A

·R

ol

R =X,

B

NAND

RS

R S

a

x

00

1

1

Last state

y

a |

10

1
(SET)

o

10

0 1

O

10

0

∇

0
(RESET)

02
(Forbidden)

& A low on any i/p
of
forces it's o/p to
1.

110

NAND
gate

R S

Q

s

Do

Do

甲

oo last the

01

Do

Rad

اھ

1.

o

?

S

\overline{A} R
 Q

Both these FFA (NAND A NOR gates) are said to be transparent as any change in input information at hand is transmitted immediately to the output at A and Q according to the T.T.

clocked RS *FFS*

Enable=
0

R

Q

S

Q

Q

Q

R

EN RSF

Qntl

Q

D

xx

Qn

1

до

Q

01

1

?

* Addition

of

2 AND

gates at the
RAS

дей

ülp_s will result in a FF that can be enabled or disabled.

* when Enable_{ipp} is now, the AND gates *are* both low and the latch is disabled.

to when Enabla_{elp} is high, the latch ϕ

is enabled and the information at R and S_{ipp_s} will be transmitted directly to the o/ps.

*

The o/p in the table is Q_{n+1} as two instants of time have to be considered.

	11	12	13	14	15	16	t_s
Time							
EN							
R	1						
	0						
	1						
			0				
						0	
S	1						
	0						
	1						
	0						

Limitations

g

0

1

RS FF

* RS FF has 2 data ips. Creviation of 2 signals to drive FF is a disadvantage in many applications.

Y₀ The forbidden state

of

both SAR

high may occur in
adventantly. to These have
led to D-FF (Delay) Data) a
cket. That needs only a single
dalá

i/p.

A

EN

x0

EN D

○

ابرکھا

xo

S=|

R =O Q

Qntl

Qn

子

EN

when

x0

1

0

1

EN is low, irrespective

of D,

Q will remain latched in last state.

* when EN is high, it takes in the

60

last value

A 4-bit Register using 1
Flip-flops

23=0

D2=1

DFO DO

F

clock

D

EN

D

Q

Q

lo

Q

EN

100

Q Q

D

EN

6

10

T

Q=0

Q=1

A3

R

* Four D flip flops are driven by

a

single clock
signal.

* when clock is high, ilp data is
loaded into the FFS and appears
at the

the o/p.

* when clock goes low, the

o/p

the data

retains

83

)

The waveforms in Fig. 8.51 drive a D latch as shown in Fig. 8.15. What is the value of D stored in the flip-flop after the clock pulse is over? $D=$
 $Q=1$

00ЛЛОЛ

CLK

Q 0 a

Edge triggered latches

(FFA):

Ton

Toff

clk

tve edge

1

-ve edge

cade

A positive
pulse

2

Frive
edge

-ve edge négative
pulse

CIK

(2508
)

|PT/

NT

Pulse

forming

cft:

PTS

NTA

* In the latches with enable i/p (*RSND*) the latches respond to the data w/ps only when the enable i/p is activated.

4 In many digital

applications, howe

*

vel it is desirable to limit the
responsiveness of the ckt.
to a very short period of
time instead.

of
the

A

entire duration

that the

J enabling i/p is

activated .

A This method of enabling the circuit is called as "edge triggering" where the circuit's data *inputs* have control only during the time that the enable i/p is transitioning from one state to another.

Positive edge triggered RS
FFS

62

S

Q

clk

PTS

R

Q

Q

R

Clk

PT

سلى

tve edge
triggered

FF

Q

СТИ

L

IR

Q

-ve edge
triggered

FF

CSR

SR) Qutl

↑

oo

On (hast thate)

1 0 1

↑

↑

?

(illegal)

0 (RESET)

10 | (SET)

* The AND gates are active only while the PT (positive transition) is high (narrow, around 2500) and thus & change state only during this short time period i.e., FF is transparent only during PTS

C

PT

13

R

Q

ཕ་ལྟ་པ་

D

[ཅ]

01

1

0

-ve colge triggered

RS FF

⌥

C

PT

S

R

Q

to

0!

\$3

D

Edge triggered
FEA

D

S

Q

TO

D ANTI

C D

O x Qn

ox

0

PT

↑

T

1

CIK

R

185

* when clock is low Q is latched in *its*
last state.

PRESETA CLEAR

signals.

D

PRESET = X,
0

o

S=XO Q

PT

CH
K

R=X1 Q

CLEAR
=X".

* when power is applied, FFX
come up

in random states

It is necessary

in some digital systems to clear or preset certain FFS.

* **PRESET** and **CLEAR** are called

asynchronous inputs because they activate the FF independent of clock.

D

C

Q

The

Q

D

Q

C

Q

Q

the edge
triggered

Edge triggered Jk FPA

agdiv

e

low

re edge

CLEAR =

x

$R=S=1$

in

an edge triggered RS

FF

forces both \bar{R} and \bar{S} to the same
logic

level

1

which is

an

illegal condition.

it is not possible to predict the

final state

of Q for this ilp
condition.

Y○ The Jk Ff accounts for this illegal ilp.

Y

The JK FFA are ideal elements to
build counters.

c

tve edge triggered. Jk FF

Jol

PT

$$S=1 \quad Q$$

$$Q-0$$

$$\%_0$$

$$\begin{matrix} \text{反} \\ Q = \end{matrix}$$

X

$$R=D \quad Q$$

o

$$k = 1$$

(s)

(R)

c

J K

K

Qut1

れ

0

o

Q_n (last state)

o

0

(RESET
)

↑

"

10

I

(SET)

en

(Toggle)

* The cross coupling from
opps to ilps

*

changed the RS FF into a Jk FF.
when $J=K=0$, both AND gates
are disabled & clock pultes
have no Q retains its old
value.

effect


when $J=op$

$J=op$ $k=1$, the upper gate is
way to set the

FF. 'If Qué high, the R ilp is
enabled
disabled, so

there's no

in the +ve edge of clock, hence &
becomes how.



* Characteristic equations

– These are

useful in analysing the circuits

made of

FFX.

1

2

(s) (R)

Qn J

o

д

o

(Qn)

а

1

1 (an)

s

7

3

4

а

'I (en)

5

0 1

0

6

T

(ǎn)

J tant!

00

Ди

01

2

1

111 Qn
(toggle)

Qn

o

Quts = {m

(3 , 3 , 4 , 6)

JK

00

01

10

11

$Q_{nt}) =$

+

D-FT

Q_n

D Q_{n+L}

0

$$Q_{n+}$$

\

$$Q_n \text{ Dt } Q_n D$$

$$Q_{n+1} =$$

$$D(+R!)$$

$$Q_{ut \acute{i}}$$

$$Q_{n41} = D$$

$$RS \text{ FF}$$

$$Q_n \text{ S } R$$

$$oo$$

$$ooo$$

$$Q_{utl}$$

$$o$$

$$SRI \text{ } Q_{utl}$$

$$Q_n$$

$$u \text{ } D$$

10

? (x
)

Qutí

{(2, 4, 6)
+dc (3, 7)

00 01 11

to

0

2

4

d my w
o

10

1

e

1

oo

1

SR

0 1

j

Qn

6

1

0

x

71

Qnxl

=

הד

St &
nR'

X