

Regist as

- * Registers and counters are important applications of clocked FFS.
 - * The FFS used to construct registers are usually edge- triggered JK, SR & D types
- y
- * A collection of FFA in cascade a register.

is called

* shift registers are capable of moving or shifting the data stored in their flip flops in either direction.

* shift registers that can shift data in both directions are called bi-directional register. *

Based on how the data is *inp*

or

o/p is retrieved there are several types of

registers like serial in
parallel out (SIPO) serial
in serial out (SISO) Parallel
in serial out (PISO) and
parallel out
(PIPO)

Parallel in
parallel

4-bit SISO/*SIPO*/Circular shift

QA

QB

=0

o

Serial,

D

Q

D

Q

in

(Sin)

A

B

10

Q

D

B

&

Sout

el

clock

Sin=

1/0

0

π

π

clockly
sin

Q.

AB

ac

๑

QC QD

(Sout))

o

O

do

o

1

0-

الد

o-

O

25

3π

J.

Circular shift

Sin

QA QB

Oc

Q

o

वेददव

O

O

10

o

Dips of each FF is
connected to & o/p of the
previous stage

* when clock is applied
to FFA,

The data

D

Serial-in (Sin)
line

at

gets stored in FF A +
appears

QA

SIPO

* Once the 4-bit data is
shifted in after 4 clock cycles)
pulses, the data stored in each FF is

&0/

ps available at the
respective & o/ps

Circular streift.

* Connecting the
o/p of

last FF
(ie,

2) to Sin circulates the
data/bib among FFS

connected in cascaded

Sin

manner


PISO/PI

PO

QA

P=1

aB



shift/
load

* The **helps** are PA,

PB, PC X PD and

o/ps are

are

QAI

QA, Q_B, Q_C

X Q₀.

3,

* The Q o/Ps of A, B & C are
connected

olpo

to D ilps of B,CxD,

respectively, through

upper AND

gate.

| =

performs shift

shift / load = 0, performs

lsl load

Do If shift load i/p =

1

*

*

shift | Load = 1, all

upper AND gates are

enabled and sin appears at
D i/p of FF A.
for PIPO / PISO where ilps
have to be loaded in
parallel, shift/**Load=0**.

пая
Then lower and gates are enabled
pel ilps (Pa, PB, Pc, Po) now
appear at дес the
respective ' D ' ilps
thereby facilito

+ jjel -
 ting jel i j p fiel
 ojp

هار
 ت

* For PISO, shift | load = 1, Sin is loaded

into FF A, QA → FF B, QB7 C,
 Q→

Sout

Ring
 counter state
 table

alk (in) Q_o Q_y^y

o

o

B3

o

Initial

y

shiff

दद

ele

MC=!

gnd

Sin

مرد

=P,

10 =

12

D

2

3

4

9

5

0

7

8

-OT

مبو

14

10

9

13

| 2

0

た

2

Q2

Q3
cc

et

11 ops

Johnson

Counter

EP, (Serial
(UK)

•ER

(11el
4k)

ak

To design ring counter.

(100
0)

Step

I

.

parallel load

1.

set MC=1

connect cl signal
1.0.0.0

to CPs, set P₀, P₁, P₂,
P₃ to 1, 0, 0,
respectively

2. Apply clk. 2₀=1, 2₁=0,
2₂=0, 2₃=0

сек

Step2 shift

сли

1. Set MC=0, Cilk to CP,

This

do

transfers s_{in} to R_0 , Q

& Q_n ,

$Q_n \times Q_n$ to Q_n (right
shift)

Twisted ring counter
/ Johnson

Q_1 2

Ring

C_{le}

بر

Lysin)

as a

Q

Q

1

Q

3

O

7 step | Enifal

load (shift)

Is

stepa

3

4

0

0

Johnson
Counter

Initial

1

2

3

5

b

حمله که

ا

ooo

0

1

0

y (sin)

Qo a

o

o

д


1
O

사

Q

O

2



Universal shift
register

QA

QB

OC

clear

cek

DA

A

OA

DB

B

ल

Dc

.

C

Do &

D

a,

BO

Sin

4:1

dodidad3

for shift

right

4:1 ilpa, do

action

do

di

4:1

a

4:1

4:1 ao **do**
didz dz

leo
dodidads

Gogod,
dads

'P3

P

'Po

sin

HOLD

for shift
teft

3

0

1

Shift Right

de

10

shift left

d3

1

)

yee

load

shift right: $Sin \rightarrow QA \rightarrow Qq$

$\rightarrow QcQD$

QA & QBT QT Qot Sin

शुर्

*

- * A universal shift register is me
which is bidirectional and has
capabilities to accept both serial

and parallel inputs as well as capabilities to serial and parallel output.

do

of MUX is

selected. * when a, 90=00, The Q 0/0 of the FFA get connected to their respective D inputs and on application of clock pulse, these D inputs appear at the respective outputs i.e.,

there is

no change in register
content

when $Q_9 = 01$, d , of
Mux is selected. Sin of
shift reg. gets connected to
DA of

FFA. Да э

Further QA , QB , Q
get
connected to Df , Dc X DD ,
respectively

DB

through d , of MUX.
shift reg. ready for shift
right upon application of
clock pulses.

is

thre

to when

$a_{12} = 10,$

$10,$

da

of

MUX is

selected where in shift left

operation happens. QD ,
 QC , QB get connected to

d

$QCQB$

DC , DB , & DA ,
respectively

selected. P_0 ,

P_1, P_2 * when Q , $Q_0=11$, dz is
selected.

d_3

+ P_3 appear at DA , DB , PC ADD,
resp ectively, constituting
parallel ips

and parallel
o/ps.

Applications

7

Shift registers

Ring
counter

1000
0100

*

0010

Johnson Counter

* sequence
generator
useful in
generating
pattern.

a sequence

Sin
ito

1

-1011 1011 1011

Sout

* The left most bit of the shift
register is connected to Sin and right most

provides serial data out.

- * when clock is applied, data transfer takes place . Like ring counter data is not after every shift as *it* is fed back as Sin.

- * Sequence defect
or

Sin

K

K

binary

data stream

Sort

1

0

0

09

no
match

1 0 1

I sequence to be
detected

x

千

oo

o

में

,

1

o

0

o

7

* Sequence detector checks binary data stream and generates a signal

when

detected.

a

a

particular
sequence is

* The above ckt. can detect a 4-bit
binary
sequence.

word

One register stores the binary
to be detected from the
binary data stream.

* At every clock, bitwise
comparisons

these 2 registers are done
through

of

1

only

when both

EX-NOR whose *op* is *ilps* are

same $v \dots, 00$ to 11 . The

final o/p is taken from 4- ilp AND
gate

which becomes 1 only
when all its
bits are 1 i.e., all one bits are
matched.

Counters

を

up-counter

↓ down

counter

Fanout

Synchronous

Asynchronous

* Design a (3-bit)

counter

43

-73 FFA

Synchronous counters.

Asynchronous

us

Counters

500 711

* Clock applied to
all FFS
simultaneously

* No
propagation
delay

ch

* Clock is
applied
to the first FF,

사.

'FF

olp of porff
will be

The

ud

clock to be 2

FF

and so on.

There is propagation delay

* O/p will be

pastel

one

*/% will be slow because of

propa

the

gation delay

between

successive flip flops.

4 Design is difficult & Design is simple.

* Errors can be located & locating errors

earit

y

is difficult.

* Any type of counters & 2, 3, 4
kit,

com be built

Synchronous
counters

decade counters
can be built

Eg1 : Design and implement
synchronous

mod-8 up-counter using JK
FFS.

8 finite states

Procedure : i) identify
the no.

✓ (ii) Construct state
table

no

0

to (7)!!!

FFA:

3FFA

or 8 states

=

3

2

(ii) get the logical expressions
for ips (iv) minimize
(v) implement the
ckt.

Qn

mod-8 upcounter (0–7) using Ik

Ontl

On

Y

Q_n Q_{n+1} J K

0

1

01

1

1

1

0

1

01

3

state
transition
dpm.

State Jakle

/N

e

+

Present state Next state

at

Excitation table

E/PS

QA QA QTc JA KA JB

KR Jc Ke

oo

c

QA QB Qc

IB KB текст

9 0

x

ox

1 x

1

0

|

1

9 x

1 x **ox**

x 1

3

नल

2

1

1

|

1~10

ox

xo

1

x

५

1

10

○○

Ov1 1 x

X 1

oΓ

0 1 X 0

ox

Δ

1 x

6

7

1

1

5

0

Ov
ル

1 X

x 1

(III xoxo

1 x

oo

A

RA

ac

QBQC

O

00 0|

1

10

010

1

XX

ac

JA =

Roas

Влавас

o

5

X

0001

11 10

XЫX

2

5

XxX

J2 =

20

JB

Q &

Q C

1

B

00 01

11

To X, X3

J_C=1

X

5

10

6

Ke

QB QC

ij

0001 11

10

0 XXX2 X2

4

K_A =

QBQ C

KB

QgQc

X

Xdx,

Xy

XyX1

KB =

Qc

K1 =

1

kC=

x

²
6

2

6

aK

QB

Q

сли

Jo
A

KA

50

A

شما

Q
A

Ib

SD

113

ø
H

339

5

Q

KB RD

Kc RD

1

Egz: Design and implement
synchronous counter using Jk FFs
to count
down from

7111

do 2 .

111- 3 FFA

6- finite states

3

6

Excitatio Jable

Qn Qn H J k

4

o

o

Ox

o

6

10

X

X 1

い

xO

QA QB

QC

Present orate Next state

+

Ja

ilps

咕

Qut at **Qt JA** KA JB KB

Jc kc

7

1

o

x

o

X D X 1

6

10

1

xo

x

1x

5

100

xo OXXI

4

ID 0

0 1

x 1

1x IX

3

011

010

0 x

Xo XI

xo 1x

2

010

JB
A
DA

A
dc = {(0,

1)

00 01

031

X_YX

X 03

e

X_u X₅ X 7 X₆

O_c

J_a =

&C Q_B

Q_C

a_c

o o 0|

$$\begin{matrix} 11 & 10 \\ & 2 \end{matrix}$$

$$XX, X^3X^2$$

$$JB = Q$$

$$C$$

$$\begin{matrix} X+X \\ 7 \end{matrix}$$

$$DA$$

$$QB$$

$$QC$$

$$\begin{matrix} \circ\circ \\ X\ X\ X^3\ X^2 \\ X^1 \end{matrix}$$

14 05

0=*10*

1

KA

Qa Qc

QA

KBaC

33

7

6

11 10

X, TO

0.10

3

X2 07 (1

01 X5 Dy6

_{KB} KB = QA

QC

сли
ろし

4

XOX

XoX1X31

Xxx

2

J1 = K1 =
1

KC

}

6

JA =

Q

Γ_B

JB =

Qc

Jc="

Ka =

QB Qc

KB =

Q120

QA


QC

KC

Θ_p

ab

Q



Eg3 :- Design a synchronous

counter using JK-FF that
generates the sequence 0, 3, 1,
2, 6, 0

Use _{DF}F^D

OTB

A

Q

+

Q

P.S

N.S

QA QB QC QA

Q a te

JA KA JB PB Jc

kc

pB

e

D

од

01

1

ox

1

x

1

✕

3

011

001

ox

X I

x

D

1

001

ого

ox

1

X

X

x 1

2

010

1 10

1 X

xO

ox

b

110

000

X I XI

ox

dc = {(4,5,
7)}

JA

Q

JB =

1

да

QB

QC

00 01 11

00

3

е

10

2

7X6

X4 X5 X 1

JA z Qq

Q c

QBQ

C

o

JA= { (2),

' KA

Ja={ (=)

$$\text{kg} = \{(3,6)$$

KB

X

01.11

XOX

$$K_Z=QA\text{ f}$$

Qc

17

ka

xx

xxx

Xxx I

KA

=1

={(6)

Jc = Q

R

Kc
c

J8 = 1,

$K_g =$

$Q_{12} + \dots$

K_B

$J_A = Q_q Q_c,$

$K_A = 1$

write the ckt. dgm. with 3
FFS

$Q_n \quad Q_{nt} \quad D$

$\circ \quad \partial$

Uring

$D \quad FE$

∂

γ

+ t

DA

DB

D

1

O

P.S

N.S

QA QA Q X

QB QC Q Q

QA QB Q
C

D

OD

011

3

0 1 1

001

P

J

001

oro

o

2

010

110

6

110

oo

ooo

dc =

{(4, 9, 7)}

o

o

o

O

+Vcc

Asynchronous counters


* using clocked JK

FFA

up counter :-

(0-7}, "11

B



* 3 -ve edge triggered Jk FiFA are connected in

cascade.

d

B

c

O

D

S

R

T.T, JK FF

LI

00

0 1

ما لا

Q_{n+}

Q

0

КОЛКО

C

ρ

1

Initially

ABC=000

Q_n

간의

Прог сук в



1

— СЯК С

U

o

o

С В А

до

-

p

u

2

3

4

5

6

Д

0

до

10

7

1 1 1

0 to 7 counter

P

0 0 0

* System clock drives FF A, the
o/p of A

olp

of

drives FFB,

B drives FF C.

* Hence called

counter.

as

asynchronous / ripple

★ FF A must change before it can trigger

pe

8 FF, and 8 FF must change state

B

B

before it can trigger C FF.

* The triggers move through the FFs like

a ripple in

water.

A

X

If A is LSB and

C is MSB then

initially CBA=000

Y○ At every -ve transitions

(NTA) A will

change its state

(complement of

state as

J=K=1)

.

previous

* Since \bar{A} acts as clk for B, each time \bar{A} waveform goes low FF B will toggle.

* Since B acts as clk for C, each time B goes low, FF C will toggle.

3-bit down counter

Asynchronous

A

1(25B)

B

C(MSB)
)

XVCC

ck

сли

A

B

J

B

J

A

0

ال

کا

k

ا

o

OFT

17

٧

c

ٲٲ

ٲوٲ

c

ا

1 ooo

7

c BA

1

6

0

5

10

५

○Д

s

J

लत

1

३

○Д○

Note:

(\dot{i}
)

-ve edge triggered \rightarrow Q as clk \rightarrow up counter

(ii)

+ve

11

\rightarrow Q as

clk \rightarrow

\rightarrow Q as clk \rightarrow up counter

>

(iii) -ve edge triggered \rightarrow a as
clk \rightarrow down counter (iv) +ve edge
triggered \rightarrow Q as MK \rightarrow *clown*
counter

Decade counter (10 states).

how many

FFS? 4

0-9

41001

mod-10

* The modulus of a counter is the total of states through which the counter

no.

лам progress.

~3-2-0-7

* A counter with 'n' FFA will have 2
olp

A

conditions .

* The largest
binary

no

no. with 'n' $FFA = 2-1$