Regist as

- * Registers and counters are important applications of clocked FFS.
- * The FFS used to construct registers are usually edge- triggered JK, SR &
 D types

У

* A collection of FFA in cascade a register.

is called

- * shift registers are capable of moving or shifting the data stored in their flip flops in either direction.
- * shift regiaders that can shift data in both directions are called bi-directional register. * Based on how the data is ilp

or

o/p is retrieved there are several types of

registers like serial in paralled out (SIPO) serial in serial out (SISO) Parallel in serial out (PISO) and parallel out (PIPO)

Parallel in parallel 4-bit SISO/SIPO/Circular shift

QA

QB **=**0 0 Serial, D Q $\mathsf{D}\ \mathsf{Q}$ in (Sin) A В 10 Q D В & Sout el

clock

Sin=

1/0

0

Л

Л

clockly sin

Q.

Αв

ac

QC QD

(Sout)) o O do 0 1 0-الد 0-O 25 Зл J.

Circular shift

Sin QA QB

•

Oc

0

वेददव

)

ЛО

 \bigcirc

Dips of each FF is connected to & o/p of the previous stage

* when clock is applied to FFA,

The data

Д

Serial-in (Sin)
line

at

gets stored in FF A + appears

QA

SIPO

* Once the 4-bit data is shifted in after 4 clock cycles)
pulses, the data stored in each FF is

ps available at the respective & o/ps
Circular streift.

* Connecting the o/p of

last FF (ie,

2) to Sin circulates the data/bib among FFS

connected in cascaded

Sin

manner

PISO/PI PO

QA

P=1

ав

 $\mathbf{D}=1$ $\mathbf{D}=$ \mathbf{Q} \mathbf{B} \mathbf{C} $\mathbf{D}=1$ \mathbf{Q} $\mathbf{D}=1$ \mathbf{Q} $\mathbf{D}=1$ $\mathbf{D}=1$ \mathbf{Q} $\mathbf{D}=1$

shift/lood

* The liel ilps are PA,

PB, PC X PD and

```
o/ps are
are
QAI
QA, QB, Qc
XQo.
```

* The Q o/Ps of A, B & C are connected

to D ilps of B,CxD, respectively, through upper AND

gate.

performs shift

shift / load = 0, pelforms

llel load

Do If shift load i/p =

1

shift | Lood = 1, all
upper AND galis are

enabled and sin appears at

D i/p of FF A.

for PIPO / PISO where ilps

have to be loaded in

parallel, shift/Load=0.

pag

Then lower and gates are enabled pel ilps (Pa, PB, Pc, Po) now appear at πec the respective 'D' ilps thereby facilito

+ jjel ting jel ijp fiel
ojp

هار

ت

* For PISO, shift | load = 1, Sin is loaded

into FF A, QA \rightarrow FF B, QB7 C, Q \rightarrow

Sout

Ri

Ring
counter state
table

alk (in) Qo Q, Qy

O

В3

0

Initiall

У

shiff

दद

ele

MC=!

gnd

Sin

مرد

=P

= 12 D

¥

5 0

8

-OT

مبو

14

10

9

13

| 2

0

た

2 **Q2**

> Q3 cc

> > et
> > 11 ops
> > Johnson
> > Counter

EP, (Serial (UK)

·ER

(11el

4k)

ак

To design ring counter.

(1000)

Step

parallel load

set MC=1

connect cl signal

to CPs, set Po, P, P2, P3 to 1, 0, 0, respective ly

2. Apply clk. 20=1, &=0, 2=0, 8=0

Step2 shift

СЛИ

1. Set MC=0, Cilk to CP,

```
This
```

transfers sin to Ro, Q & &,,
Qz x Qz to Qz (right

Shift)
Twisted ring counter

/ Johnson

Q1 2

Ring

Cle بر

```
Lysin)
  as a
           Q
                     0
7 step I Enifal
 load (shift)
```

Is

stepa

Johnson Counter

Initial

5 **L**

حمله که مه

3

000

0

1 O

y (sin)

Qo a

О О Д

1 O A-I-

o 2

Universal shift register

QA

QB

OC

clear

сек

DA A

OA DB

В

ਲ Dc ·

c Do &

D

a,

во

Sin

4:1 dodidad3

for shift right

4:1 ilpa, do action

do

di

4:1

a **4:**1

4:1 ao **do didz** dz

leo dodidads

Gogod, dads 'P3

P 'Po

sin

HOLD

for shift teft

) 0 1

Shift Right

```
de
           10
                 shift left
      d3
                yee
                 load
shift right: Sin -> QA > Qq
\rightarrow QcQD
              QA & QBT QT Qot Sin
                    शुर
```

* A universal shift register is me which is bidirectional and has capabilities to accept both serial

and parallel ilps as well as capaki lities to serial and parallel olp.

do

of MUX is

selected. * when a, 90=00, The Q 0/0 of the FFA get connected to their respective D ilps and on application of clock pulse, these D ips appear at the respective ofps i...,

there is

no change in register content

when Q, 90=01, d, of Mux is selected. Sin of shift reg. gets connected do

DA of

FFA Даз

Further QA, QB, Q get

connected to Df, Dc X DD, respectively

DB

through d, of MUX. shift reg. ready for shift right upon application of clock pulses.

is

thre

to when

a12 = 10, 10, da

of

MUX is

selected where in shift left

operation happens. QD, QC, QB get connected to

QcQB

DC, DB, & DA, respectively

selected. Po,

P,,P2 * when Q, Q0=11, dz is selected.

d3

+ P3 appear at DA, DB, PC ADD, resp ectively, constituting parallel ips

and parallel o/ps. Applicati

7

Shift registers

Ring counter

ons

1000 **0100**

*

0010

Johnson Counter

* sequence
generator
useful in
generating
pattern.

a sequence

Sin ito

1

-1011 1011 1011

Sout

* The left mott bit of the shift register is connected to Sin and right most

provides serial data out.

- * when clock is applied, data transfer takes place. Like ring counter data is not after every shift as *it* is fed back as Sin.
- * Sequence defect or

Sin

К

K

binary

data stream

Sort

0 0

٥ وه

match

I sequence to be detected

X 千

并 1 。 o * Sequence defector checks kinary date Dream and generates a signal

when detected.

a

particular sequence is

* The above ckt. can detect a 4-kit binary sequence.

One register stores the kinary to be detected from the kinary olata stream.

* At every clock, bitwise comparisons

these 2 registers are done through

of

1

only

when both

EX-NOR whose op is ilps are same $v \dots$, 00 m 11. The

final o/p is taken from 4-ilp AND gate

which becomes 1 only when all its

ilps are 1 i.e., all one bits are matched.

Counters

を

up-counter

Z down

counter

Fandor

Synchronous

Asynchronous

* Design a (3-bit)

counter

43

-73 FFA

Synchronous lounters.

Asynchrono

us

Counters

500 711

Clock applied to all FFS simultaneously

* No propagation delay

```
* Clock is applied to the first FF,

'FF

olp of porff

will be
```

The

and so on.

There is propagation delay

* O/p will be

pastel

оне

*/% will be slow because of

рбора

the

gation delay

between

successive flip flops.

4 Design is difficult & Design is simple.

Errors can be located & locating errors

earit

y

is difficult.

* Any type of counters & 2, 3, 4 kit,

com be built

Synchronous counters

decade counters can be built

Egl: Design and implement synchronous mod-8 up-counter wing Jk FFS.

8 finité states

Procedure : i) identify the no.

✓(ii) Construct state table

ПО

to (7)!!!

FFA: 3FFA

or 8 states

3

2

(ii) get the logical expressions for ips (iv) minimize(v) implement the ckt.

mod-8 upcounter (0-7) using Ik
Ontl
On

Qn Qnt JK

a
A
OX

I
1
X

xo

state transition dpm.

3

State Jakle

/N

e

Present state Next state

at

Excitation table

E/PS

QA QA QTC JA KA JB

KR Jc Ke

00

QA QB Qc

Ів Кв текс

9 0

Χ

OX

1 x

1

1 9 x 1 x **ox** x 1 3 न ल 2 1 1 1~10 ox хо 1 X

00

Ovl 1 x X 1

0 1 X 0

ox $_{2\lambda}$

6

71

1 5

0 0v ル

1 x x 1

1 X

00 A

RA

ac

QBQc

(

00 01

10

010

1

XX

ac

JA =

Roαc

Влавас

° 5

0001 11 **10**

2

⁵ XxX

хых

Q & Q C

1 B

00 01

To X, X3

$$J_{C}=1$$
 X_{5}

10

 K_{C}
 V_{C}
 V_{C

KB

QgQc

X

Xdx,

Xy

XyX1

KB **=**

Qc

$$K1 = 1$$
 $kc = x$

2 aк **QB**

Q

СЛИ

Jo

Α

KA

50

A

Q A

Iв SD

113

ø H

3395

Q

KB RD

Kc RD

1

Egz: Design and implement synchronous counter using Jk FFs to count

down from

7111

do 2.

111- 3 FFA

6- finite states

3

6

Excitatio Jable

Qn **Qn H J** k

4

0

Ox

0

ما

10

X

X 1

しし

ΧO

QA QB

QC

Present orate Next state

+

Ja

ilps

咕

Qut at **QtJA** KA JB KB Jc kc

0

/

1

0

X

X D X 1

10

6

1

ΧO

X

1x

5

4

100

xo OXXI

ID 0

01 x 1

1x IX

3 011

0 x

010

Xo XIxo 1x

Α

DA

$$dc = \{(0,$$

1)

00 **01**

031

ХЫХ

X 03

e

 $Xu X5 \times 7 X6$

Oc

Ja =

&c QB

QC

ac

000|

XX, X3X2

JB = Q

C

X+X

DA

QB

QC

00

X X X3 X2 X1

1

KA

Qa Qc

QA

квас

გე

7

6

11 10

X, TO

0.10

X2 07 (1 01 X5 Dy6

KB = QA QC

СЛИ

ろし

```
4
       XOX
        XoX1X31
            Xxx
                     2
                            J1 = K1 =
                                    КC
                     6
JA =
                 \Gamma_{\rm B}
```

Qc

Ka =

QB Qc

KB =


Q120

QA QC

КC

θр

ав



Eg3 :- Design a synchronous

```
counter using JK-FF that generates the sequence 0,3, 1, 2, 6, 0

Use DFF
```

OTB

A Q + Q P.S

N.S

QA QB QC QA Q a te

JA **KA** JB PB Jc kc

рв

e D

ОД 01 1 OX 1 X 1 メ 3 011 001 OX X I Χ D 1 001 ОГО OX X X x 1

2

010

1 10

1 X

XO

OX

Ь 110

000

X I XI

OX

 $dc = \{(4,5,$

7)

JA

Q

```
JB =
1

да

QB
QC
00 01 11
00

в
```

7X6

QBQ

C

0

$$JA = \{(2), 'KA \}$$
 $Ja = \{(=) \}$

$$kg = {(3,6)}$$

КВ

X 01.11

XOX

Kz = QA f

XX

17

ка

XXX

Xxx I

KA

=1

={(6)

 $J_C = Q$ R

С

Кc

J8 = 1,

$$Kg = Q12 + &c$$

КВ

write the ckt. dgm. with 3 FFS

Qn Qnt D

○ ഉ

Uring

D FE

อ

+ t DA

DB

D

1

0

P.S N.S

QA <u>QA</u> Q **x**

QB QC Q Q

QA **QB** Q C

D ОД

011

3 0 1 1 001

P

J

ОГО

dc = {(4,9,7)

ഉ

0


0

```
+Vcc
```

Aspichronous counters

```
* using clocked JK FFA up counter:- (0-7), "11
```

В



* 3 -ve edge triggered Jk FiFA are connected in

cascade.

```
d
B
c
o
S
R
T.T, JK FF
```

Qn+

Q

0

م

колко

1

Initially

ABC=000

С

Qn

간의

Прог сук в

→ 1 — СЯК С

U

о С **В** А до

บ 2

3 4

5 **6**

Д О

до

7

1 1 1

0 to 7 counter

0 0 0

* System clock drives FF A, the o/p of A

olp

of

drives FFB,

B drives FF C.

Hence called

counter.

as

asynchronous / ripple

★ FF A must change before it can trigger

pe

8 FF, and 8 FF must change state

B

before it can migger C FF.

* The triggers move through the FFs like

a ripple in

water.

Α

X

If A is LSB and

C is MSB then

initially CBA=000

Yo At every -ve transitions

(NTA) A will

change its state

(complement of

state as

previous

- * Since & acts as elk for B, each time
- I waveform goes low FF B will toggle.

C

* Since B acts as elk for C, each time B goes low, FF C will toggle.

3-bit down counter

Asynchrono

us

1(25B)

В

C(MSB) XVCC

ck

СЛИ

Α

В

J

A

0

ال

В

k

a

OFT

17

۲۲ پوں ۲ С

1 000

7 C **BA**

```
1
    6
                  0
    5
           10
    બુ
              ОД
               S
                  J
    लत
     1
     J
           ОДО
Note:
   (i
```

-ve edge triggered → Q as clk -> up counter

(ii)

+ve

11

->**Q** as

ck->

 \rightarrow Q as ck \rightarrow up

counter

(iii) -ve edge triggered \rightarrow a as clk \rightarrow down counter (iv) +ve edge siggered \rightarrow Q as MK \rightarrow clown counter

Decade counter (10 states).

how many

FFS? 4

0-9

41001

mod-10

* The modulus of a counter is the total of states through which the counter

no. лам progress.

 \sim 3-2-0-7

* A counter with 'n' FFA will have 2 olp

A

conditions.

* The largest binary

no. with 'n' FFA = 2-1