#### ilps

Flip-Flop

S

\* sequential logic

A combinational cft.

olps

7 Memory

\*

## & Memory elements store binary

information which defines the shate

f

the sequential circuit at any given

time.

byn chronous sequential
 cket--when
 olp change states in time
 with

a clock

A clock signal must be present inorder for the alps to change state.

synchronous sequential circuits



that use clock pulses in the IDS of memory elements are called clocked sequential circuits & Ampschronus independent of clocking. The op can change thate without having to wait for a clock pulse.

\* Flip flops are memory elements used in requention circuits.

**★** A

FF  $\bar{\mathrm{u}}$  a bistable electronic circuit that has 2 stable states. it's opp is either ov (0) or  $+5\mathrm{v}$  (1).

since it opp

will remain as set untill somethi

A FF has memory

ИД

is done to change

device.

it

memory

\*

# Binary information can enter a FF is a variety of ways, giving rise to different types of FFA

4 Easiest to

to way

to construct a

FF is to connect 2 inverters

in series.

V2 B

**V**3

Α

B

X3 = 0 V

V1 = V3 = 0V. If a fl6 line is connected, removing the and at V1,  $V1 = \sqrt{3} = 0$ V

+VCC V1=5V

```
V2
=OV
Do
V2 = 5V
(v, xvg
remai -n at
5V with feed
back)
```

SR/as flip flop

\*

The additional ilps on NOR and NAND galés provide a

## convinient means for application of i/p signals

to switch the FF from one state to

the other.

A

R1

R

Α

V2

В

V3

S

S=X0

او

Reset

В

set

RS

Q

a

faction

Nor

деят

ДО

last state No change

Χ

SET

O

RESET

Forbidd

en

\* for a NOR gate if any ipps is 10/piso.

D

\* R=S=0 : since a o *elp* of NOR gate has no

effect in its

o/p,

the FF remains in last state.

\* R=0, S=1 : **Á=0**, both

i)ps of

gate A are o, so Q=1. Thus I at,

Silp is said to SET the FF and it switches to stable state where

Q=1

\* R=1 S=0 : Q=0, Q=1::RESET the

FF and it switches to a stable

state Q=0.

\* R=S=1: Both ax Q

at the

**=** 0

same time. Hence this state is forbidden

R

Q

NAND gate latch (Rs

FF)

In

5

Α

اركا

A

·R

اه

R = X,

В

NAND

RS

R S

а

X

```
00
        1
            1
                 Last state
อ |
         10
                  (SET)
                                             0
10
        0 1
                  O
                                              10
         0
             ง
```

0 (RESET)

02 (Forbidden)

& A low on any i/p of forces it's o/p to 1.

110

NAND gate

R S Q S Do Do 甲 oo last the 01 Do Rad

اھ 1. 0

?

S

R

اتھ

Q

yo Both these FFA (NAND A NOR gates) are haid to be transparent as any change in ip information at hands is housmitted immed -iately to the olp at a and Q according the T.T.

clocked Rs FFS

Enable=

R

Q

S

Q

لٹا

Q

R

EN RSF

Qntl

Ч

D

XX Qn 1 до

01

\* Addition

of

2 **AND** 

gates at the RAS

#### дей


ülps will result in a FF that can <u>be</u> enabled or disabled.

\* when Enable ipp is now, the AND gates are both low and the latch is disabled.

to when Enabla elp is high, the latch φ

is enabled and the information at R and s ipps will be transmitted directly to the o/ps.

## The o/p in the table is Qn+1 as two instants of time have to be considered.



#### Limitations

g

0

1

RS FF

\* RS FF has 2 data ips. Creviation of 2 signals to drive FF is a disadvantage in many applications.

Yo The forbidden state

of

both SAR

high may occur in advestantly. to These have led to D-FF (Delay) Data) a eket. That needs only a single dalá

i/p.

A

EN

XO

EN D

0

ابركها

XO

S=|

**R =O** ℚ

Qntl

Qn

孑

EN

1

when

ΧO

1

0

1

EN is low, irrespective

of D,

- Q will remain latched in lait state.
- \* when EN is high, I lakes in the

бо

last value

A 4-bit Register using 1 Flip-flops

23 = 0

D2 = 1

DFO DO

F

clock

ΕN D Q Q lo Q ΕN 100 QQ D ΕN 6 10 Τ **Q=**0 **Q**=1 ВA R

\* Four D flip flops are driven by

single clock signal.

\* when clock is high, ilp data is loaded into the FFS and appears at the

the o/p.

\* when clock goes low, the

a

retains

83

)

The waveforms in Fig. 8.51 drive a D latch as shown in Fig. 8.15. What is the value of D stored in the flip-flop after the clock pulse is over? D= Q=1

#### ООЛЛОЛ

**CLK** 

Q <u>\$\disp</u>a

## Edge triggered latches (FFA):

Ton

Toff

clk

tve edge

1

-ve edge саде

A positive pulse

อ

Frive edge

## -ve edge négative pulse

CIK

(2508

PT/

NT

Pulse

### forming cft:

PTS

NTA

\* In the latches with enable i/p (RSND) the latches respred to the data w/ps only when the enable i/p is activated.

4 In many digital

#### applications, howe

\*

responsiveness of the ckt.

to a very short period of time instead.

of the

Α

entire duration

that the

Jenabling i/p is

#### activated.

A This meltrod of enabling the cht is called as "edge triggering where the circuit's data ilps have control only during the time that the enable i/p is transitioning from one state one state to another.

Positive edge triggered Rs FFS

62 S Q clk PTS R Q Q R Clk PT tve edge triggered FF Q СТИ

IR Q -ve edge triggered FF CSR SR) Qutl 1 00 On (hast thate) 0

(illegal)

0 (RESET)
10 | (SET)

\* The AND galés are active only while the *PT*(postive traclition) is high (narrow, around 2500) and thus & change state only during this short time period i..., FF is transparent only during PTS

 $\boldsymbol{C}$ 

PT

13

R

Q

ष<sup>०</sup> त्र <sup>-</sup>

[お]

01

1

### -ve colge triggered

#### RS FF

FEA

Ł CPT S R Q to 0! \$3 DEdge triggered

D S Q TO **D** ANTI C D O x Qn OX0 PT Τ 1 CIK R

\* when clock is low Q is latched in its last state.

#### PRESETA CLEAR

185

signals.

PRESET = X, 0 S=XO QPT

CH

K R=X1 QCLEAR =X''.

# \* when power is applied, FFX come up

in random states

It is necessary

in some digital systems to clear or preset certain FFS.

\* PRESET and CLEAR are called asynchrous ipps because they activate the FF indepent of clock.

D

С

Q

The

**D**C
Q

Q

### the edge triggered

Edge higgered Jk FPA

agdiv

Q

e

low

re edge

CLEAR =

Χ

R=S=1

in

ou edge triggered RS

FF

frees both & and a to the same logre

level

1

which is

an

illegal condition.

it is not possible to predict the

final state

of Q for this ilp condition.

Yo The Jk Ff accounts for this illegal ilp.

Y

The JK FFA are ideal elements to build counters.

C

tve edge triggered. Jk FF

Jol

PT

**S=**1 Q

Q-0 %

反

**Q** =

Χ

0

k = 1

(s)

(R)

С

 $J \ \mathbb{K}$ K

Qutl

 $R=D \bigcirc$ 

```
れ
   0
           Qn (last state)
           (RESET
个
    10
           (SET)
           en
            (Toggle)
```

## \* The cross coupling from opps to ilps

changed the RS FF into a Jk FF. when J=K=0, both AND gates are disabled & clock pultes have no Q retains its old value.

effect

when J=op

J=op k=1, the upper gate is way to set the

FF. 'If Qué high, the R ilp is enabled disabled, so

#### there's no

in the +ve edge of clock, hence & becomes how.

J 6 **PRESET** Ø J K 10 Q 7473 **CLEAR** 10 10 X

## \* Characteristic equations

These are

useful in analysing the circuits

made of

FFX.

1

2

(s) (R)

Qn J

0 Д (Qn) อ 1 (an) S 7 3 4 อ 'I (en) 5 0 1

0

Τ

(ăn)

JK

00

อา

ТО

ð

$$Qnt) =$$

+

 $\mathsf{D}\text{-}\mathsf{FT}$ 

Qn

D Qn+L

```
Qn+
     Qn Dt QnD
Qn+1 =
D(+R!)
Qutí
 Qn41 =D
          SRI Qutl
              Qn
           UD
```

RS FF

Qn S R

000

00

Qutl

0

10

? (x

)

Qutí

{(2,4,6) +dc (3,7)

**00** 01 **11** 

то

0

2

 $\begin{array}{ccc} 4 & & \\ & d \; \text{my} \; \; w \\ & \circ & \\ & & 10 \end{array}$ 

1

Qnxl -□

> St & nŔ

X