














CLK	D	Q	Q-bar
X	Q	Q	Q-bar
d	d	d	d-bar

memória
copia dado p/ saída.




CLK	PRE	CLR	J	K	Q	Q-bar
1	0	X	X	1	0	→ set assíncrono
0	1	X	X	0	1	→ reset assíncrono
1	1	X	X	?	?	→ PROIBIDO
↑	0	0	0	0	Q	Q-bar
↑	0	0	0	1	0	→ resetado
↑	0	0	1	0	1	→ setado
↑	0	0	1	1	Q-bar	Q


→ troca




CONTADOR ASSÍNCRONO 0 a 9




CONTADOR SÍNCRONO 3 A 12



MUX → N entradas de dados e 1 saída
DEMUX → 1 entrada de dados e N saídas




Nos seletores colocamos em binário a posição da entrada desejada.
 Ex.: $s_1 = 1$ e $s_2 = 0$ seleciona a entrada i_2 para passar.




Passa a entrada para a saída determinada pelos seletores. As outras saídas permanecem em 0.

DECODIFICADOR



Descobrimos qual foi a entrada a partir da saída ativada.



M.K. para \bar{x} :


\bar{Q}	\bar{K}	K
0	0	0
0	1	1
1	0	0
1	1	1

M.K. para x :

\bar{Q}	\bar{K}	K
0	0	0
0	1	1
1	0	0
1	1	1

$$\bar{x} = \bar{Q} \cdot J$$

$$x = Q \cdot K$$



Q_A	J	K	\bar{x}	x	Q_f'
0	0	0	0	0	0 → memória
1	0	0	0	0	0 → reset
2	0	1	1	0	1 → set
3	0	1	1	0	1 → troca
4	1	0	0	0	1 → memória
5	1	0	0	0	0 → reset
6	1	1	0	0	1 → set
7	1	1	0	0	0 → troca

simboliza o que queremos que ocorra quando o clock for dado no estado atual, qual o próximo estado.

X = don't care

Quando $Q_A = 1$, dá na mesma fazer memória ou setar, o importante mesmo é $r = 0$.

\bar{x} e x são as saídas da nossa lógica de transição de estados.

Queremos que o uso proibido do SR (as duas entradas ativas) se torne TROCA.

→ futuro

- Quando temos esse estado atual, o que queremos que saia no próx. estado?
- O que preciso ter em \bar{x} e em x para que Q_f seja o que eu quero?