
**AIM:** To plot V-I characteristics and calculate the Threshold and pinch off voltages of P-MOSFET.

**Software used:** Cadence Virtuoso

### **Experimental Procedure:**


- 1. Invoke Cadence Virtuoso tool
- 2. Construct the schematic of P-MOSFET as Shown
- 3. Invoke ADEL tool for simulations. Perform DC analysis in order to plot transfer and Output characterizes.

## **Circuit Diagrams:**




### **GRAPHS:**


### a) Id vs Vds:



## 2)Id vs Vgs:



# 3)Body Bias Effect:




# **OBSERVATIONS:**

1)Vth:



### 2)Vdsat:



### 4) Channel Length Modulation Coefficient (λ):

Jaskil

We calculate the channel width modulation coefficient

(1) using IDS Vs. Vols extert,

Vols = -710 mV Id = -31,0064WA

Vols = -870 mV Id = -32,7645WA

Tols = 1+2 Vols

Tols = 1+2 Vols

Solving this, 2 = -0147353N

#### 3)Overall Results:

Results Display Window (on cadence-server)																					
cădence														Window Expressions Info Help							
OP("/PMO" "??"	OP("/PMO" "??"	OP("/PMO" "??"	OP("/PMO" "??"	OP("/PM0" "??"	OP("/PMO" "??"	OP("/PMO" "77"	OP("/PMO" "??"	OP("/PMO" "??"	OP("/PMO" "??"	OP("/PMO" "??"	OP("/PM0" "??"	OP("/PMO" "??"	OP("/PMO" "??"	OP("/PMO" "??"	OP("/PMO" "??"						
trise	ids	isub	vgs	vds	vbs	vgb	vdb	vgd	vth	vdsat	vfbeff	gn	gds	gmbs	betaeff						
NaN	-34.0919u	-15.7446f	-1	-1	0	-1	-1	0	-231.841n	-464.779m	-790.378m	57.9043u	10.0169u	3.27047u	190.201u						
NaN	-33.7543u	-15.0843f	-1	-1	100m	-1.1	-1.1	0	-241.24m	-466.011m	-789.895m	58.0712u	10.0459u	3.46825u	190.281u						
NaN	-33.3987u	-14.5999f	-1	-1	200m	-1.2	-1.2	0	-250.483m	-466.834m	-789.462m	58.2164u	10.0688u	3.63419u	190.385u						
NaN	-33.0277u	-14.2522f	-1	-1	300m	-1.3	-1.3	0	-259.61m	-467.316m	-789.07m	58.3429u	10.0864u	3.77684u	190.509u						
NaN	-32.6435u	-14.0144f	-1	-1	400m	-1.4	-1.4	0	-268.652m	-467.506m	-788.715m	58.4524u	10.0993u	3.90164u	190.65u						
NaN	-32.2475u	-13.8681f	-1	-1	500m	-1.5	-1.5	0	-277.631m	-467.443m	-788.391m	58.5467u	10.1079u	4.01219u	190.805u						
NaN	-31.8411u	-13,8003f	-1	-1	600m	-1.6	-1.6	0	-286.561m	-467.154m	-788.095m	58.6269u	10.1126u	4.11101u	190.974u						
NaN	-31.4254u	-13,8017f	-1	-1	700m	-1.7	-1.7	0	-295.456m	-466,66m	-787.823m	58.694u	10.1136u	4.19987u	191.155u						
NaN	-31.0012u	-13.8656f	-1	-1	800m	-1.8	-1.8	0	-304.322m	-465.981m	-787.572m	58.7488u	10.1113u	4.28009u	191.346u						
NaN	-30.5694u	-13,9873f	-1	-1	900m	-1.9	-1.9	0	-313.168m	-465,129m	-787.34m	58.7919u	10.1057u	4.35266u	191.549u						
NaN	-30.1308u	-14.1634f	-1	-1	1	-2	-2	0	-321.997m	-464.117m	-787.125m	58.8238u	10.0971u	4.41834u	191.761u						

#### **Calculations:**

1. Channel Length Modulation Coefficient (λ) for PMOS=-0.47353

### **Result and Inference:**

In this experiment using Cadence Virtuoso, the PMOS transistor was tested to observe the relationship between its drain current (Id) and drain-to-source voltage (Vds) across different gate-to-source voltages (Vgs). The setup involved applying varying Vds values while keeping Vgs constant for each sweep. Transient analysis produced output plots showing Id versus Vds, revealing characteristic PMOS behavior: as Vds increases, Id initially rises and then saturates, with higher Vgs values (more negative) leading to increased current due to stronger inversion. This experiment confirmed the expected PMOS operation, highlighting its current control based on Vgs and illustrating key principles of PMOS behavior essential for analog and digital circuit design.