# MIPS 16 Bit Processor

BY:


ROBERT MAXWELL &
RYAN AGUDELO

#### MIPS Machine

- Microprocessor without Interlocked Pipeline Stages (MIPS)
- Reduced instruction set computer (RISC)
  - Simplified instructions can provide higher performance if the simplicity enables faster execution of each instruction
- Instruction set architecture (ISA)
  - Architecture related to programming
    - Native data types
    - Instructions
    - Registers

Addressing modes

#### MIPS Diagram



Pipelined MIPS, showing the five stages (instruction fetch, instruction decode, execute, memory access and write back)

#### Instruction Set

#### **Assumptions:**

- Subset of MIPS 1 ISA
- Byte/Word = 8/16 bits
- All instructions have R (register), I (immediate) or
  - J (jump) format.
- No Floating Point Co-Processor
- Minimum instruction (256) bytes and data memory (512) bytes)

ор	rs	rt	rd	R format				
ор	rs	rt	imme	immediate				
op jump target								

#### ADD RD. Rs. RT RD = Rs + RT(OVERFLOW TRAP) $RD = Rs + CONST16^{\pm}$ ADDI RD, Rs, CONST16 (OVERFLOW TRAP) ADDIU RD, Rs, CONST16 $RD = Rs + const16^{\pm}$ ADDU RD, Rs, RT RD = Rs + RTLUI Rd, const16 RD = CONST16 << 16SUB RD, Rs, RT RD = Rs - RT(OVERFLOW TRAP) SUBU RD, Rs, RT RD = Rs - RT

 $RD = Rs \& const16^{\circ}$ 

 $RD = Rs \mid CONST16^{\varnothing}$ 

 $RD = (Rs^{\pm} < RT^{\pm}) ? 1 : 0$ 

 $RD = (Rs^{\pm} < CONST16^{\pm}) ? 1 : 0$ 

 $RD = (Rs^{\varnothing} < CONST16^{\varnothing}) ? 1 : 0$ 

ARITHMETIC OPERATIONS

#### LOGICAL AND BIT-FIELD OPERATIONS AND RD. Rs. RT RD = Rs & RT

NOP No-op  $RD = Rs \mid RT$ OR RD, RS, RT

RD, Rs, CONST16

RD, RS, RT

Rd. Rs. const16

Rd. Rs. shift5

ORI RD, Rs, CONST16

ANDI

SLT

SLL

BNE

CONDITION TESTING AND CONDITIONAL MOVE OPERATIONS

SLTI

SLTIU Rd. Rs. const16 SLTU RD. Rs. RT

 $RD = (Rs^{\varnothing} < RT^{\varnothing}) ? 1 : 0$ SHIFT AND ROTATE OPERATIONS

 $RD = Rs \le SHIFT5$ 

IF Rs  $\neq$  Rt. PC += off18<sup>±</sup>

 $RD = Rs^{\varnothing} >> SHIFT5$ SRL Rd, Rs, shift5 LOAD AND STORE OPERATIONS

LW RD, 0FF16(Rs)  $RD = MEM32(Rs + OFF16^{\pm})$  $MEM32(RT + OFF16^{\pm}) = Rs$ SW Rs, off16(Rt)

#### JUMPS AND BRANCHES (NOTE: ONE DELAY SLOT)

Rs, Rt, off18 BEQ IF Rs = Rt,  $PC += off18^{\pm}$ BEOZ Rs. off18  $FRS = 0, PC += off18^{\pm}$ 

BGTZ Rs. off18 IF Rs > 0, PC += off18 $^{\pm}$ 


Rs. Rt. off18

BLTZ Rs. off18 IF Rs < 0, PC += off18 $^{\pm}$ 

#### Verilog-HDL Design Procedure

- Code the initial hardware and control signals
- Test each arithmetic state to verify appropriate functionality
- Test Branch functionality
- Alter design (if needed then re-test)
- Test for correctness of data
- Alter design (if needed then re-test)
- Test the circuit with a program that proves correct operation

#### Initial Design




Courtesy of Dr. Byeong Lee : Microcomputer Architecture Lectures (UTSA)


## Test Code (Arithmetic)

Instruction	Instruction Code	Expected Result
ADD \$1,\$2,\$3	0x00430820	R1 = 0x00000005
SUB \$4,\$5,\$3	0x00A32022	R4 = 0x00000002
ADDI \$6,\$2,100	0x20460064	R6 = 0x00000066
ADDU \$7,\$5,\$5	0x00A53821	R7 = 0x0000000A
SUBU \$8,\$3,\$3	0x00634023	R8 = 0x00000000
ADDIU \$9,\$2,100	0x24490064	R9 = 0x00000066
AND \$10,\$21,\$22	0x02B65024	R10=0x00000014
OR \$11,\$21,\$22	0x02B65825	R11=0x00000017
ANDI \$12,\$21,100	0x32AC0064	R12=0x00000004
0.77.140.104.400	0.004.0004	D40 0 000000=
ORI \$13,\$21,100	0x36AD0064	R13=0x00000075
SLL \$14,\$2,10	0x00407280	R14=0x00000800
SRL \$15,\$31,5	0x03E07942	R15=0x00000001
LW \$16,\$7,9	0x8CF00009	R16=0x00000013
SW \$6,\$8,10	0xAD06000A	MEM[100] = 0x66
LUI \$17,100	0x3C110064	R17=0x00640000

#### ADD to AND (Immed<sub>16</sub>)



#### OR (Immed<sub>16</sub>) to Load Upper (Immed<sub>16</sub>)



### Initial Results

R1 = 0x00000005

R4 = 0x00000002

R6 = 0x00000066

R7 = 0x0000000A

R8 = 0x00000000

R9 = 0x00000066

R10=0x00000014

R11=0x00000017

R12=0x00000004

R13=0x00000075

R14 = 0x00000800

R15 = 0x00000001

R16=0x00000013

MEM[100] = 0x66


R17 = 0x00640000

	<b>6</b>	[0,31:0]	00000000	Array
Þ	o o	[1,31:0]	00000005	Array
⊳	6	[2,31:0]	00000002	Array
⊳	-	[3,31:0]	00000003	Array
▶	O)	[4,31:0]	00000002	Array
⊳	<b>6</b>	[5,31:0]	00000005	Array
⊳	0	[6,31:0]	00000066	Array
⊳	<b>6</b>	[7,31:0]	0000000a	Array
⊳	<u></u>	[8,31:0]	00000000	Array
⊳	<u></u>	[9,31:0]	00000066	Array
⊳	<u></u>	[10,31:0]	00000014	Array
⊳	<b>6</b>	[11,31:0]	00000017	Array
⊳	<u></u>	[12,31:0]	00000004	Array
⊳		[13,31:0]	00000075	Array
⊳	0	[14,31:0]	00000800	Array
⊳		[15,31:0]	00000001	Array
•	0	[16,31:0]	00000013	Array
⊳	0	[17,31:0]	00640000	Array
⊳	0	[18,31:0]	00000012	Array
⊳	<u></u>	[19,31:0]	00000013	Array
⊳	0	[20,31:0]	00000014	Array
	<u></u>	[21,31:0]	00000015	Array
▶	- W	[22,31:0]	00000016	Array
$\triangleright$	- O	[23,31:0]	00000017	Array
₽	0	[24,31:0]	00000018	Array
$\triangleright$	<u></u>	[25,31:0]	00000019	Array
▶	- W	[26,31:0]	0000002a	Array
$\triangleright$	<u> </u>	[27,31:0]	0000002ъ	Array
₽	0	[28,31:0]	0000002c	Array
$\triangleright$	<u></u>	[29,31:0]	0000002d	Array
▶	- W	[30,31:0]	0000002e	Array
$\triangleright$	-W	[31,31:0]	0000002f	Array

□					
□	⊳	<b>6</b>	[0,15:0]	0000	Array
	$\triangleright$	<b>6</b>	[1,15:0]	0001	Array
	⊳	0	[2,15:0]	0002	Array
	$\triangleright$	0	[3,15:0]	0003	Array
	⊳	o o	[4,15:0]	0004	Array
	$\triangleright$	0	[5,15:0]	0005	Array
	⊳	0	[6,15:0]	0006	Array
□ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □	$\triangleright$	<b>6</b>	[7,15:0]	0007	Array
Marray   Normal   Normal	⊳	0	[8,15:0]	0008	Array
■	⊳		[9,15:0]	0009	Array
■	⊳	O)	[10,15:0]	0066	Array
□ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □	$\triangleright$	<u></u>	[11,15:0]	000b	Array
	⊳	0	[12,15:0]	000c	Array
Image: Section of the content of t	$\triangleright$	<b>6</b>	[13,15:0]	000d	Array
	⊳	0	[14,15:0]	000e	Array
	⊳	<b>6</b>	[15,15:0]	000f	Array
	⊳	0	[16,15:0]	0010	Array
□ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □	⊳	<b>6</b>	[17,15:0]	0011	Array
Image: Section of the content of t	⊳	<u> </u>	[18,15:0]	0012	Array
□	⊳	<b>6</b>	[19,15:0]	0013	Array
	⊳	0	[20,15:0]	0014	Array
Image: Section of the content of t	$\triangleright$		[21,15:0]	0015	Array
▶       3 [24,15:0]       0018       Array         ▶       3 [25,15:0]       0019       Array         ▶       3 [26,15:0]       001a       Array         ▶       3 [27,15:0]       001b       Array         ▶       3 [28,15:0]       001c       Array         ▶       3 [29,15:0]       001d       Array         ▶       3 [30,15:0]       001e       Array	⊳		[22,15:0]	0016	Array
Image: Section of the content of t	$\triangleright$	0	[23,15:0]	0017	Array
▶       3 [26,15:0]       001a       Array         ▶       3 [27,15:0]       001b       Array         ▶       3 [28,15:0]       001c       Array         ▶       3 [29,15:0]       001d       Array         ▶       3 [30,15:0]       001e       Array	⊳	0	[24,15:0]	0018	Array
D       35       [27,15:0]       001b       Array         D       35       [28,15:0]       001c       Array         D       35       [29,15:0]       001d       Array         D       30,15:0]       001e       Array	$\triangleright$		[25,15:0]	0019	Array
▶       3 [28,15:0]       001e       Array         ▶       3 [29,15:0]       001e       Array         ▶       3 [30,15:0]       001e       Array	⊳	_		001a	_
▷     3 [29,15:0]     001d     Array       ▷     3 [30,15:0]     001e     Array	$\triangleright$	_	[27,15:0]	001b	
	⊳	_	[28,15:0]	001c	
	$\triangleright$		[29,15:0]	001d	
	⊳	- O		001e	
	$\triangleright$	<b>**</b>	[31,15:0]	001f	Array

#### Branch Hazards


 If the Branch is taken, next 3 instructions must be burned and flushed from the Pipeline



Courtesy of Dr. Byeong Kil Lee: Microcomputer Architecture Lectures (UTSA)

#### Branch Hazard Example


Branch destination gets loaded 4 cycles after decision



#### Solutions

- Branch Prediction Many options possible (predict taken, not taken, 2-bit predictor, other algorithms<sup>[2]</sup>)
  - For this design, we predict not taken
- Move branch decision hardware to the ID stage so as to only incur a 1 cycle penalty


## Branch Decision to ID Stage



Adapted from Dr. Byeong Kil Lee: Microcomputer Architecture Lectures (UTSA)

#### Data Hazards


 Occurs when the result of an instruction is required for a subsequent instruction



Courtesy of Dr. Byeong Kil Lee: Microcomputer Architecture Lectures (UTSA)

#### Solution

- Add hardware to the EX stage that tests the destination and source register addresses to determine if the result of an operation is needed by the next few instructions.
- Here we compare source1 (EX stage) with source2 (EX stage) with reg\_dest (MEM stage) and reg\_dest (WB stage)



Adapted from Dr. Byeong Kil Lee: Microcomputer Architecture Lectures (UTSA)

#### Final Design Test Code

• Takes sum first 'n' Fibonacci numbers and saves to memory[3] **HEX Code** 

```
Fib: addi $3,$0,8 // init $3 = n \ 0x20030008 addi $4,$0,1 //$4 = 1 \ 0x20040001 addi $5,$0,-1 \ //$5 = -1 \ 0x2005FFFF
```


```
Loop: beq $3,$0,end //if $3==0, branch 0x10600008 add $4,$4,$5 //$4 = $4 + $5 0x00852020 sub $5,$4,$5 //$5 = $4 - $5 0x00852822 addi $3,$3,-1 //$3 = $3 - 1 0x2063FFFF j Loop // jump 0x0800000C nop 0x00000000
```


End: stw \$4,32(\$0) //store final value 0xAC040020


# **Expected Values**

n	8	7	6	5	4	3	2	1	0
\$3	8	7	6	5	4	3	2	1	0
\$4	0	1	1	2	3	5	8	13	Brea k
\$5	-1	1	0	1	1	2	3	5	8
MEM	Prev.	13							

#### Simulation Results









#### Memory Results


# Register File






# Data Memory

## **Encounter Layout**





PreNanoroute

Post Nanoroute


#### Cadence Encounter

#### Area


- Chip Area: 2.82 x 2.82cm
- Core Area: 2.75 x 2.75cm
- Standard Cell Area: 1.94 x1.94cm

#### Power

- o Internal: 26.26mW
- Leakage: 8.604mW
- Total: 34.88mW
- Switching:
- Timing
  - o WNS: -26.113ns
  - o TNS: -1708.0ns



#### Cell Layout




Amoeba Space Allocation Layout

#### **Schematics**



RTL Generated Schematic



Complete Encounter Generated Schematic

#### Power

Area	of Po	wer	Net	Dist	tribi	ution
AI Ca	UIFU	VVCI	INCL	כוס	ロロソ	uuui

bash% rc -f <gfile>.g -gui

Layer Name	Area of Power Net	Routable Area	Percentag e
Metal1	60802.0000	756898.052 4	8.0331%
Metal2	1536.8672	756898.052 4	0.2030%
Metal3	782.8832	756898.052 4	0.1034%
Metal4	0.0000	756898.052 4	0.0000%
Metal5	0.0000	756898.052 4	0.0000%
Compiler details	GUI Yield	ed some in 756898.052 4	teresting 0.0000%

0.34% EX/alu Instance: other Power: 5732539nW 0.26% MEM/dmem EX/stage3ADD 0.23% 65.83% other Instance Power Usage 16,60% MEM 16,28% MEM/dmem 3,35% 3.02% ID/rf 1.38% EΧ 0.70% EX/alu ΙF 0.62% 0.57% EX/stage3ADD IF/pc\_inc 0.32% 0.29% IF/i\_mem

56.86%

other

Net Power Usage

16,44%

6.52%

6.43% 2.32% 0.75%

0.52%

0.36%

MEM IF

ΕX

ID

ID/rf

IF/i\_mem

#### Physical Chip Characteristics

#### Wire Length Distribution

Total Metal1 wire length 46548.3450 um

Total Metal2 wire length 311237.6350 um

Total Metal3 wire length 372118.1150 um

Total Metal4 wire length 194577.3200 um

Total Metal5 wire length 71558.7500 um

Total Metal6 wire length 15791.4500 um

Total wire length  $1011831.6150 \text{ um} \approx 40 \text{ inches}$ 

Average wire length/net 56.1629 um

#### Summary

#### Prototype MIPS\_16B:

O Library: tsmc18 - 0.18um tech


○ Vdd: 1.8Vdc

• Total Area: 2.82 x 2.82cm

Total Power: 34.88mW

• Pin Count: 540 ext. pins

C		ee5113.	19@ sol:	L:/mnt/disk	2/home	/ee511	3.19/tem -	
	<u>F</u> ile	<u>E</u> dit	<u>V</u> iew	<u>T</u> erminal	Ta <u>b</u> s	<u>H</u> elp		
1		Via I	nstance	es			0	*
М	leta	1 Fil:	10PCs				0	
		Via I	nstance	es			0	
Т	ext						18232	
ı		metal	layer	Metal1			5439	
			-	Metal2			8370	
ı		metal	layer	Metal3			4009	
ı			-	Metal4			234	
ı		metal	layer	Metal5			117	
ı		metal	layer	Metal6			63	
В	loc	kages					0	
c	ust	om Te	xt				0	
c	ust	om Bo	x				0	
#	###	##Str	eamout	is finis	shed!			*



### Bibliography

- [1] Dr. Byeong Lee, Computer Architecture Lectures, Lecture 3 Pre\_0,1,2,3 MIPS, University of Texas at San Antonio, Feb. 09, 2011.
- [2] Hennessy, John and Patterson, David. <u>Computer</u>
  <u>Architecture: A Quantitative Approach, 4th Edition.</u> San Francisco: Elsevier, 2007
- [3] David Harris, Introduction to VLSI, Lecture 2: MIPS processor example, Harvey Mudd College, <a href="http://www.cmosvlsi.com/lect2.pdf">http://www.cmosvlsi.com/lect2.pdf</a>, Spring 2004