



## UNIVERSITÀ DEGLI STUDI DI SASSARI

# PS-PL COMMUNICATION MANAGEMENT ON A HETEROGENEOUS SYSTEM OS

 ${Author} \\ {RAFFAELE \ MELONI}$ 

25 March 2022

## Contents

| 1 | Direct Memory Access                                    | 2    |
|---|---|------|
|   | 1.1 Communication protocol                              | . 2  |
| 2 | Hardware Application                                    | 4    |
|   | 2.1 Create a custom IP block                            | . 4  |
|   | 2.2 Connect DMA, custom IP and Processing System blocks | . 9  |
|   | 2.3 Generate Bitstream                                  | . 11 |
| 3 | Software Application                                    | 12   |

## 1 Direct Memory Access

The communication management among the PS and PL sides is one of the most important functionalities needed by a heterogeneous system OS [1], in order to develop software applications which exploit the hardware acceleration of FPGAs. The **Direct Memory Access** (DMA) is a method for accessing the main memory (DDR) without tying up the CPU. Therefore, it leaves the CPU available to perform other operations during the read/write cycle. For this reason it has been used as the method of communication between Processing System (PS) and Programmable Logic (PL).

This document presents<sup>1</sup> how to develop a heterogeneous application, divided in two main part, whose communication has been implemented using AXI DMA [3] and AXI-Stream interface modules [4]:

- Hardware application, running on the FPGA, made up by a custom hardware accelerator used to speed up the most onerous operations
- Software application, running on the CPU, delegated for control operations, like communication management, and the least onerous operation

Figure 1 shows the main structure. Multiple DMAs and FIFOs have been used, one for each data sent from CPU to FPGA (MM2S DMA) and one per data sent from FPGA to CPU (S2MM DMA) in order to separate input/output workflows and generalize the implementations.

## 1.1 Communication protocol

The software application is a C-based application in the Linux Userspace. It accesses the DDR, through /dev/mem file, using mmap()<sup>2</sup>, it handles the DMA control addresses, and it write data (MM2S) in the source addresses, wait the hardware application and, once data comes back, it reads data (S2MM) from destination addresses.

On hardware side, the DMAs access the DDR directly through their Slave AXI Lite interface (s\_axi\_lite). The MM2S DMA reads data from DDR and sends them to the accelerator through the input AXI FIFOs Data Stream, at this point data reaches the accelerator. Processed data are sent back to the output AXI FIFOs Data Stream, and then to S2MM DMAs which will write data in the DDR.

In order to evaluate the communication, a hardware accelerator which implements the Advanced Encryption Standard with 256 bit key and 128 bit text (AES256) has been used.

<sup>&</sup>lt;sup>1</sup>This work is partially derived by Introduction to using axi dma in embedded linux guide [2] and it has been adapted to use the DMA by Yocto linux OS with a custom accelerator

<sup>&</sup>lt;sup>2</sup>Linux man page mmap: https://man7.org/linux/man-pages/man2/mmap.2.html




Figure 1: Heterogeneous application based on multiple DMA

## 2 Hardware Application

The final hardware application is a \*.bin file, generated by Vivado IP integrator [5] and [6], which can be loaded by the software application, Section 3. The ZynqMP processing system DMA channels built-in allow only memory-to-memory transfers, not stream-to-memory or memory-to-stream transfers. Custom IPs like accelerators, peripherals, and any other hardware block, which are "stream oriented", needs a specific interface: the AXI DMA IP. It allows any block with the AXI Stream (AXIS) interface to access the DDR for receiving and sending data – in other words, it allows the communication between PS and PL. Thus, the hardware application, Figure 2, consists of four main blocks:

- AXI DMA IP blocks
- AXI4-Stream Data input FIFOs<sup>3</sup>
- AXI4-Stream Data output FIFOs
- Custom IP block with AXIS interface




Figure 2: IP block design aes256\_dma

The steps needed to create such application are:

- 1. Create a custom IP block
- 2. Connect DMA, custom IP and Processing System blocks
- 3. Edit XDC (external ports only)
- 4. Generate bitstream

#### 2.1 Create a custom IP block

The first step is to create the custom IP block with an AXIS interface, starting from a Verilog module.

<sup>&</sup>lt;sup>3</sup>FIFOs are not strictly necessary, but they allow to speed up and to make easier the communication. In fact, they receive data from DMA, make them available to logic with a known interface, and send processed data back to DMA

```
// Top module template
module axis_top_hw #(parameter C_AXIS_TDATA_WIDTH = 32)
    // User inputs
    // User outputs
     * AXIS slave interface (input data)
    */
    input wire
                                   s00_axis_aclk,
    input wire
                                   s00_axis_aresetn,
   input wire [C_AXIS_TDATA_WIDTH-1:0] s00_axis_tdata, // input data input wire s00_axis_tvalid, // input data valid output wire s00_axis_tready, // slave ready
    // input wire
                                  s00_axis_tlast,
                                                           // not used
    * Other AXIS slaves
    //input
            wire
                                     s0i_axis_aclk,
    //input wire
                                     s0i_axis_aresetn,
    //input wire [C_AXIS_TDATA_WIDTH-1:0] s0i_axis_tdata, // input data
                    //input wire
    //output wire
    * AXIS master interface (output data)
    input wire
input wire
                                   m00_axis_aclk,
                                   m00_axis_aresetn,
    output wire [C_AXIS_TDATA_WIDTH-1:0] m00_axis_tdata, // output data
                output wire
    output wire
    * Other AXIS masters
                         mOi_axis_aclk,
    //input wire
    //input wire m0i_axis_aresetn,
//output wire [C_AXIS_TDATA_WIDTH-1:0] m0i_axis_tdata, // output data
    //output wire m0i_axis_tvalid, // output data valid //input wire m0i_axis_tready, // output ready //output wire m0i_axis_tlast // data last signal
):
// External inputs (switches, pushbuttons etc.)
// Input slave logic
// Accelerator
// Output master logic
// External outputs (leds etc.)
```

axis\_aes256.v provides a real example of such top module template. It has 3 8-bit input data (text\_data, key\_data, and rc\_data) and 1 8-bit output data (chiped\_text\_data). All data comes from CPU and the output is sent to CPU, so, the module interface is compounded by 3 axis slaves and 1 axis master for the output. The input logic consists of 3 input FIFOs and the output logic consists of an output FIFO.

The m0i\_axis\_tlast signal is very important, since it signals to the DMA that m0i\_axis\_tdata is the last one, allowing the DMA to send the interrupt properly. So, it is necessary to rise it when the last data has been sent. Specifically, in axis\_aes256.v, the tlast signal is handled by a counter and it is raised while the 16th output is sending, Figure 3 shows the waveforms.



Figure 3: Waveforms - m0i\_axis\_tlast

Once the verilog top module is written, it is necessary to package it into an IP block. To do that from the Vivado project, open 'Tools' and then choose 'Create and Package new IP'.




Figure 4: Create and package new IP

Click next and then select 'Package your current project', choose the IP location and click 'Finish', the 'tmp' project will be opened. At this point, make sure the ports and the interfaces are properly connected.




Figure 5: Package IP - Ports and Interfaces

Usually the ports are automatically mapped, but if not, click '+' and add master and slave interface. Choose the interface definition ('axis\_rtl', mode 'master' or 'slave'), and map 'TDATA', 'TLAST' (master only), 'TVALID' and 'TREADY'.




Figure 6: Package IP - Choose interface definition and map ports Finally, package the IP.




Figure 7: Package IP - Review and package

## 2.2 Connect DMA, custom IP and Processing System blocks

Once the custom IP has been created and added to the repository IP Catalog, open a new project, create a new Block Design and connect all components.

Add **Zynq UltraScale+ MPSoc** IP block for the PS side, click run block automation (Apply Board Preset) and edit 'PS-PL Configuration' checking 'AXI HP0 FPD'.




Figure 8: Add Zyng UltraScale+ MPSoc IP block

Add the **AXI Direct Memory Access** IP block, disable 'Enable Scatter Gather Engine' (leave the remaining options as default) and click run block automation again (check 'All Automation'). The Figure 9 shows a system with only one DMA, thus, because <code>axis\_aes256.v</code> has three axis slaves and one axis master, add three "input MM2S DMA" ('Enable write channel' disabled), one for each axis slave and a "output S2MM DMA" ('Enable read channel' disabled) for axis master.




Figure 9: Add AXI Direct Memory Access IP block

Add the input and output **AXI4-Stream Data FIFOs** (one for each slave/master interface respectively), and the custom IP with AXIS interface.

- Connect the Master interface of DMA to Slave interface of input FIFO (M\_AXIS\_MM2S and S\_AXIS).
- Connect the Master interface of input FIFO to Slave interface of custom IP (M\_AXIS and s00\_axis).
- Connect the Master interface of custom IP to Slave interface of output FIFO (m00-axis and S-AXIS).
- Connect the Master interface of output FIFO to Slave interface of DMA (M\_AXIS and S\_AXIS\_S2MM).
- Run connection automation.




Figure 10: Add AXI4-Stream Data FIFOs and custom IP

If the custom IP has external input/output ports, right click and then 'Make External'.




Figure 11: Connect external inputs

Once all components have been connected and the block design has been validated, save it and go to sources, right click on 'design\_file\_name', and choose 'Create HDL wrapper' (Let Vivado manage wrapper and auto-update) – it will create a \*.v version of the Block Design. If you edit the block design, re-run 'Validate block design' before creating the wrapper.

#### 2.3 Generate Bitstream

If the custom IP has external ports, download the XDC from the official site and connect **only** the external ports.

Run synthesis, implementation and generate bitstream<sup>4</sup>. Make sure that neither critical warnings nor errors appear.

<sup>&</sup>lt;sup>4</sup>Make sure that in project settings bin\_file generation has been selected

## 3 Software Application

In order to use the bitstream by the Linux Userspace, as shown in Section 3, please see Yocto FPGA programming [1]. The core is a C application which loads the accelerator and uses the memory map engine to control the DMA for communication, AXI DMA v7.1 - AXI DMA Register Address Map [3]. It manages the communication writing and reading the DMA control registers of the DDR. Source code: dma\_sample\_app.c.

1. Load the accelerator using fpgautil.

```
system("fpgautil -b aes256_dma.bin");
```

2. Open the ddr memory.

```
int ddr_memory = open("/dev/mem", O_RDWR | O_SYNC);
```

- 3. Use mmap() for mapping the DMA control addresses and data addresses.
- 4. Write data in source data virtual addresses.
- 5. Reset, halt the DMAs, and enable all interrupts.
- 6. Write the source and destination addresses.
- 7. Run the MM2S and S2MM channels, and the transfer length.
- 8. Wait for MM2S and S2MM synchronizations.
- 9. Unmap virtual addresses and close the ddr memory.

dma\_sample\_app.c is a first prototype to test the communication via mmap and DMA, I have planned to implement API to simplify it further.

## References

- [1] How to create a yocto os on us+ zcu102. https://mdc-suite.github.io/miscellaneous/yoctofpga.
- [2] Introduction to using axi dma in embedded linux. https://www.hackster.io/whitney-knitter/introduction-to-using-axi-dma-in-embedded-linux-5264ec. Last visited on 03/03/2022.
- [3] Axi dma v7.1. https://www.xilinx.com/support/documentation/ip\_documentation/axi\_dma/v7\_1/pg021\_axi\_dma.pdf. Last visited on 03/03/2022.
- [4] Axi reference guide. https://www.xilinx.com/support/documentation/ip\_documentation/ug761\_axi\_reference\_guide.pdf. Last visited on 03/03/2022.
- [5] Vivado 2021.2 using ip integrator. https://www.xilinx.com/support/documentation-navigation/design-hubs/dh0009-vivado-using-ip-integrator-hub.html. Last visited on 03/03/2022.
- [6] Vivado design suite user guide designing ip subsystems using ip integrator. https://www.xilinx.com/content/dam/xilinx/support/documentation/sw\_manuals/xilinx2021\_2/ug994-vivado-ip-subsystems.pdf. Last visited on 03/03/2022.