
PACO, ARMIN R. BSCpE – 3A

BCD UP COUNTER:



CODE:

end if;

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity BCD_UP_COUNTER is
Port (
       : in STD LOGIC; -- Clock (PIN 23)
  reset n: in STD LOGIC; -- Active-low reset (PIN 25)
  bcd out : out STD LOGIC VECTOR(3 downto 0) -- QD,QC,QB,QA (MSB to LSB)
);
end BCD UP COUNTER;
architecture Behavioral of BCD UP COUNTER is
  signal counter: STD LOGIC VECTOR(3 downto 0) := "0000";
  signal slow clk: STD LOGIC := '0';
  signal clk divider: integer range 0 to 12500000 := 0; -- 2Hz @ 50MHz
begin
  -- Clock divider for visible counting
  process(clk)
  begin
    if rising edge(clk) then
      if clk divider = 12500000 then
         slow clk <= not slow clk;
         clk divider \le 0;
      else
         clk divider <= clk divider + 1;
      end if;
```

```
end process;
  -- BCD Counter Logic
  process(reset_n, slow_clk)
  begin
    if reset_n = '0' then
       counter <= "0000"; -- Async reset
    elsif rising_edge(slow_clk) then
       if counter = "1001" then -- 9 in decimal
         counter <= "0000"; -- Reset to 0
       else
         counter <= counter + 1; -- Increment</pre>
       end if;
    end if;
  end process;
  -- Active-low LED output (0=LED ON, 1=LED OFF)
  bcd out <= not counter; -- Invert all bits
end Behavioral;
```