
VHDL CODE FOR JK FLIP FLOP WITH ASYNCHRONOUS RESET: (Master Slave JK Flip-Flop)



```
CODE:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
entity JK Flipflop is
  Port (
        : in STD LOGIC;
    j
        : in STD_LOGIC;
    clk: in STD LOGIC;
    reset: in STD LOGIC; -- Active-low reset
         : out STD LOGIC
  );
end JK Flipflop;
architecture Behavioral of JK Flipflop is
  signal div : unsigned(22 downto 0) := (others => '0');
  signal clkd : STD LOGIC := '0';
  signal q int : STD LOGIC := '0';
begin
  -- Clock divider: divide clk down to a slower clkd
  process(clk)
  begin
    if rising edge(clk) then
      div \le div + 1;
    end if:
  end process;
```

```
clkd <= div(22); -- Slow clock
  -- JK Flip-Flop with active-low reset and slower clock
  process(clkd, reset)
  begin
     if reset = '0' then
                          -- Active-low reset
        q_int <= '0';
     elsif rising_edge(clkd) then
       if (j = '0') and k = '0') then
          -- No change
          null;
       elsif (j = '0' and k = '1') then
          q_int <= '0'; -- Reset
       elsif (j = '1' and k = '0') then
          q_int <= '1'; -- Set
        elsi\overline{f} (j = '1' and k = '1') then
          q_int <= not q_int; -- Toggle
       end if;
     end if;
  end process;
  Q \leq q_{int};
end Behavioral;
```