
PACO, ARMIN R. BSCpE – 3A

VHDL CODE FOR D FLIP FLOP:



CODE:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity D flipflop is
  Port (
    d : in STD_LOGIC;
    clk: in STD LOGIC;
    res_n: in STD_LOGIC; -- active-low reset
        : out STD_LOGIC
  );
end D flipflop
architecture Behavioral of D flipflop
                                           is
begin
  process(clk)
  begin
    if rising_edge(clk) then
      if res_n = " then
         q <= 'a';
       else
         q \ll d
                                           s;
      end if;
    end if;
  end process;
end Behavioral;
```

Clear	D	Clock	Qn+1	Qn+1
1	0	. 0	0	1
0	1	7	1	0