## PACO, ARMIN R. BSCpE – 3A

## **VHDL CODE FOR T FLIP FLOP:**

```
General Price (Lock View Project Assignments Processing Tools Window Melp

File Edit View Project Assignments Processing Tools Window Melp

Till Processing
```

Qn+1

Qn

Qn

Qn+1

0

Qn

## CODE:

if rst = '0' then

```
library IEEE;
                                                           Clear
                                                                     Т
                                                                          Clock
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
                                                              1
                                                                     0
                                                                             0
use IEEE.STD_LOGIC_UNSIGNED.ALL;
                                                                     1
                                                              0
entity T flipflop is
  Port (t:in STD_LOGIC;
                              -- T input
      clk: in STD_LOGIC; -- Clock input
      rst: in STD LOGIC; -- Active-low reset
        : buffer STD LOGIC -- Output (buffer allows reading and writing)
  );
end T flipflop;
architecture Behavioral of T flipflop is
  signal div : std logic vector(22 downto 0) := (others => '0'); -- Clock divider counter
  signal clkd : std_logic; -- Divided clock
begin
  -- Clock divider: Slow down the clock
  process(clk)
  begin
    if rising_edge(clk) then
       div \le div + 1;
    end if;
  end process;
  -- Select the slower clock signal
  clkd <= div(20); -- You can adjust this value for more or less division
  -- T flip-flop behavior
  process(clkd, rst)
  begin
```

-- Active-low reset

```
q <= '0'; -- Reset output to '0'
elsif rising_edge(clkd) then
if t = '1' then -- Toggle on T=1
q <= not q; -- Toggle the output
end if;
end if;
end process;
end Behavioral;
```