
PACO, ARMIN R. BSCpE – 3A

ASYNCHRONOUS BINARY UP COUNTER



14. ASYNCHRONOUS BINARY UP COUNTER:

3-bit Asynchronous up counter				CLK
Clock	QC	QB	QA	
0	0	0	0	QA QA
1	0	0	1	
2	0	1	0	QB QC
3	0	1	1	
4	1	0	0	
5	1	0	1	
6	1	1	0	
7	1	1	1	
8	0	0	0	
9	0	0	1	

CODE:

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity ASYNCHRONOUS_BINARY_UP_COUNTER
Port (
       : in STD LOGIC; -- Connect to PIN 23 (50MHz clock)
  clk
  reset n: in STD LOGIC; -- Connect to PIN 25 (Active-low reset button)
  leds : out STD_LOGIC_VECTOR(2 downto 0) -- Connect to Pins 87,86,85
end ASYNCHRONOUS BINARY UP COUNTER
architecture Behavioral of ASYNCHRONOUS BINARY UP COUNTER
                                                                      is
  signal counter : STD LOGIC VECTOR(2 downto 0) := "000";
  signal slow clk : STD LOGIC := '0';
  signal clk divider: integer range 0 to 25000000 := 0; -- For 1Hz @ 50MHz
begin
  -- Clock divider process (makes counting visible on LEDs)
  process(clk)
```

```
begin
    if rising edge(clk) then
       if clk divider = 25000000 then -- Adjust this value for speed
          slow clk <= not slow clk;
          clk divider \le 0;
       else
          clk divider <= clk divider + 1;
       end if;
    end if;
  end process;
  -- Asynchronous counter process
  process(reset_n, slow_clk)
  begin
    if reset n = 0 then -- Active-low reset
       counter <= "000";
    else
       -- First stage (LSB)
       if rising edge(slow clk) then
          counter(0) \le not counter(0);
       end if;
       -- Second stage
       if falling edge(counter(0)) then
          counter(1) <= not counter(1);</pre>
       end if;
       -- Third stage (MSB)
       if falling edge(counter(1)) then
          counter(2) <= not counter(2);</pre>
       end if;
     end if;
  end process;
  -- Active-high LED outputs (invert if your board needs active-low)
  leds <= counter;
end Behavioral;
```