
SYNCHRONOUS BINARY UP COUNTER



CODE:

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity SYNCHRONOUS BINARY UP COUNTER is
Port (
  clk
       : in STD LOGIC; -- 50MHz clock (PIN 23)
  reset n: in STD LOGIC; -- Active-low reset (PIN 25)
  leds : out STD_LOGIC_VECTOR(2 downto 0) -- LEDs (PIN_87,86,85)
);
end SYNCHRONOUS BINARY UP COUNTER;
architecture Behavioral of SYNCHRONOUS BINARY UP COUNTER is
  signal counter : STD_LOGIC_VECTOR(2 downto 0) := "000";
  signal slow clk : STD LOGIC := '0';
  signal clk divider: integer range 0 to 12500000 := 0; -- 2Hz @ 50MHz
  -- Clock divider (for visible counting)
  process(clk)
  begin
    if rising edge(clk) then
      if clk divider = 12500000 then
        slow clk <= not slow clk;
        clk divider \le 0;
      else
```

```
clk_divider <= clk_divider + 1;
end if;
end if;
end process;
-- Synchronous counter process
process(reset_n, slow_clk)
begin
  if reset_n = '0' then -- Active-low reset
    counter <= "000";
elsif rising_edge(slow_clk) then
    counter <= counter + 1; -- All bits update simultaneously
end if;
end process;</pre>
```

-- LED outputs (active-high configuration)

