
PACO, ARMIN R. BSCpE – 3A

BCD DOWN COUNTER:



CODE:

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity BCD DOWN COUNTER is
Port (
       : in STD LOGIC; -- Clock (PIN_23)
  clk
  reset n: in STD LOGIC; -- Active-low reset (PIN 25)
  bed out : out STD LOGIC VECTOR(3 downto 0) -- QD,QC,QB,QA (MSB to LSB)
);
end BCD DOWN COUNTER;
architecture Behavioral of BCD DOWN COUNTER is
  signal counter: STD LOGIC VECTOR(3 downto 0) := "1001"; -- Start at 9
  signal slow clk: STD LOGIC := '0';
  signal clk divider: integer range 0 to 12500000 := 0; -- 2Hz @ 50MHz
begin
  -- Clock divider for visible counting
  process(clk)
  begin
    if rising edge(clk) then
      if clk divider = 12500000 then
         slow clk <= not slow clk;
         clk divider \le 0;
      else
         clk divider <= clk divider + 1;
      end if;
    end if;
  end process;
```

```
-- BCD Down Counter Logic
process(reset_n, slow_clk)
begin
    if reset_n = '0' then
        counter <= "1001"; -- Reset to 9
    elsif rising_edge(slow_clk) then
        if counter = "0000" then -- 0 in decimal
            counter <= "1001"; -- Reset to 9
        else
            counter <= counter - 1; -- Decrement
        end if;
    end if;
    end process;

-- Active-low LED output (0=LED ON, 1=LED OFF)
bcd_out <= not counter;
end Behavioral;
```