


PACO, ARMIN R.
BScpE – 3A


VHDL CODE FOR D FLIP FLOP:



CODE:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
```

```
entity D_flipflop is
    Port (
        d      : in STD_LOGIC;
        clk     : in STD_LOGIC;
        res_n   : in STD_LOGIC; -- active-low reset
        q       : out STD_LOGIC
    );
end D_flipflop ;
```

Clear	D	Clock	Q _{n+1}	$\overline{Q_{n+1}}$
1	0	0	0	1
0	1		1	0

```
architecture Behavioral of D_flipflop is
begin
    process(clk)
    begin
        if rising_edge(clk) then
            if res_n = "0" then
                q <= 'a';
            else
                q <= d;
            end if;
        end if;
    end process;
end Behavioral;
```