


PACO, ARMIN R.
BSCpE – 3A

LOGIC GATES


AIM: Write a VHDL code for all the logic gates.

#6-TITLE: EX-OR gate


OUTPUT WAVE FORM:



RTL VIEW:



CODE:



The image shows a screenshot of a VHDL code editor window. The title bar indicates the file is 'exor_gate.vhd' and there is a 'Compilation Report - exor_gate' tab. The code is as follows:

```
1  Library IEEE;
2      use IEEE.std_logic_1164.all;
3
4  entity exor_gate is
5  port (
6      X: in STD_LOGIC;
7      Y: in STD_LOGIC;
8      Z: out STD_LOGIC
9  );
10 end exor_gate;
11 --Dataflow model
12
13 architecture behav1 of exor_gate is
14 begin
15
16     Z<= x xor y; --Signal Assignment Statement
17
18 end behav1;
```