
PACO, ARMIN R. BSCpE – 3A

1.LOGIC GATES


AIM: Write a VHDL code for all the logic gates.

#1-TITLE: AND gate

OUTPUT WAVE FORM:



RTL VIEW:



CODE:

```
and_gate.vhd X
 🕶 | 🔲 🗗 | 🏗 🕮 | 🖪 🗗 🖺 | 🖟 🔁 | 🖟 🔀 | 🚉 💆
        Library IEEE;
                       use IEEE.std_logic_1164.all;
 2
 3
      pentity and_gate is
port(
    x : in STD_LOGIC;
    y : in STD_LOGIC;
    z : out STD_LOGIC
    );
 4
 5
 6
 8
9
       Lend and_gate;
10
11
        --Dataflow model
        architecture behav1 of and_gate is
12

□ begin

13
      Z<= x and y;
end behav1; -- Behavioral model --Signal Assignment Statement
architecture behav2 of and_gate is
14
15
16
      pbegin
process (x, y)
begin
17
18
19
      20
21
      фelse
22
      Z <= '0';
end if;
end process;
end behav2;
23
24
25
26
```