
PACO, ARMIN R. BSCpE – 3A

LOGIC GATES

AIM: Write a VHDL code for all the logic gates.


#7-TITLE: EX-NOR gate

OUTPUT WAVE FORM:



RTL VIEW:

RTL Viewer - C:/Users/pacoa/OneDrive/Documents/programs/FPGA_PROJECT/full_adder/full_adder - full_adder



CODE: