
## 1.LOGIC GATES


**AIM:** Write a VHDL code for all the logic gates.

#2-TITLE: OR gate

## **OUTPUT WAVE FORM:**



## **RTL VIEW:**



## **CODE:**

