
## 1.LOGIC GATES


**AIM:** Write a VHDL code for all the logic gates.

#5- TITLE: NOR gate

## **OUTPUT WAVE FORM:**



## **RTL VIEW:**



## **CODE:**

```
nor_gate.vhd

Compilation Report - nor_gate

Library IEEE;

use IEEE.std_logic_1164.all;

Hentity nor_gate is
Port (
X: in STD_LOGIC;
Y: in STD_LOGIC;
Y: in STD_LOGIC;
S: Z: out STD_LOGIC
Hend nor_gate;
--bataflow model
Architecture behavl of nor_gate is
Begin
LZ<= x nor y; --Signal Assignment Statement
end behavl;
```