PACO, ARMIN R. BSCpE – 3A

LOGIC GATES


AIM: Write a VHDL code for all the logic gates.

#6-TITLE: EX-OR gate

OUTPUT WAVE FORM:



RTL VIEW:



CODE: