Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.			
Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec 6 23:38:27 MST 2018			
Date : Thu Oct 17 09:48:54 2024			
Host : Samuel running 64-bit major release (build 9200)			
Command : report_drc -file hello_world_arty_a7_drc_routed.rpt -pb hello_world_arty_a7_drc_routed.pb -rpx hello_world_arty_a7_drc_routed.rpx			
Design : hello_world_arty_a7			
Device : xc7a100ticsg324-1L			
Speed File :-1L			
Design State : Fully Routed			
Report DRC			
Table of Contents			
1. REPORT SUMMARY			
2. REPORT DETAILS			
1. REPORT SUMMARY			
Netlist: netlist			
Floorplan: design_1			
Design limits: <entire considered="" design=""></entire>			
Ruledeck: default			
Max violations: <unlimited></unlimited>			
Violations found: 0			
++ Rule Severity Description Violations			

+	+	+	
++	+	+	

2. REPORT DETAILS
