Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec 6 23:38:27 MST 2018
Date : Thu Oct 17 09:48:09 2024
Host : Samuel running 64-bit major release (build 9200)
Command : report_control_sets -verbose -file hello_world_arty_a7_control_sets_placed.rpt
Design : hello_world_arty_a7
Device : xc7a100ti
Control Set Information
Table of Contents
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information
1. Summary
++
Status Count +
Number of unique control sets
· ·

2. Histogram

+----+

| Fanout | Control Sets |

+-----

| 1| 1|

| 4| 3|

| 5 | 2 |

| 6 | 1 |

| 8 | 3 |

| 9 | 2 |

| 13 | 1 |

| 14 | 1 |

| 16+ | 48 |

+----+

3. Flip-Flop Distribution

+-----+

| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |

+-----+

No	No	No	1	23	16
No	No	Yes	1	0	0
No	Yes	No	1	188	70
Yes	No	No	1	9	5
Yes	No	Yes	I	0	0
Yes	Yes	No	1	1548	565

+-----+

4. Detailed Control Set Information | Clock Signal | **Enable Signal** Set/Reset Signal | Slice Load Count | Bel Load Count | 1 | clock_IBUF_BUFG | 1 | 1 | | clock_50mhz_BUFG | rvsteel_mcu_instance/rvsteel_core_instance/current_state[3]_i_2_n_0 rvsteel_mcu_instance/rvsteel_core_instance/reset_internal_1 | clock 50mhz BUFG | rvsteel_mcu_instance/rvsteel_spi_instance/curr_state0 3 | 4 | | clock_50mhz_BUFG | rvsteel_mcu_instance/rvsteel_spi_instance/bit_count[3]_i_2_n_0 rvsteel_mcu_instance/rvsteel_spi_instance/cycle_counter1 1 | | clock 50mhz BUFG | rvsteel_mcu_instance/rvsteel_core_instance/prev_write_request_reg_1[0] | 5 | 5 | | clock 50mhz BUFG | rvsteel_mcu_instance/rvsteel_uart_instance/reset_internal 3 | 5 | | clock 50mhz BUFG | rvsteel_mcu_instance/rvsteel_core_instance/csr_mcause[31]_i_1_n_0 rvsteel_mcu_instance/rvsteel_core_instance/reset_internal_1 6 | 6 | | clock_50mhz_BUFG | rvsteel_mcu_instance/rvsteel_spi_instance/cycle_counter[7]_i_1_n_0 | 2 | 8 | | clock_50mhz_BUFG | rvsteel_mcu_instance/rvsteel_core_instance/mtimecmp[31]_i_2_0[0] reset_debounced 2 | 8 | | clock_50mhz_BUFG | rvsteel_mcu_instance/rvsteel_core_instance/prev_rw_address_reg[3]_0[0] | reset_debounced 1 3 | 8 | | clock_50mhz_BUFG | I rvsteel mcu instance/rvsteel core instance/SR[0] 9 | | clock 50mhz BUFG | rvsteel mcu instance/rvsteel uart instance/tx register 5 I | clock_50mhz_BUFG |

4 |

13 |

rvsteel mcu instance/rvsteel uart instance/tx register

```
| clock_50mhz_BUFG |
                                                             | reset_debounced
                   14 |
         7 |
| clock 50mhz BUFG | rvsteel mcu instance/rvsteel core instance/csr mie mfie0
rvsteel mcu instance/rvsteel core instance/reset internal 1
                                                                                    19 |
                                                                          7 |
| clock 50mhz BUFG |
                                                             1
         15 |
| clock_50mhz_BUFG | rvsteel_mcu_instance/rvsteel_core_instance/csr_mcause[31]_i_1_n_0
rvsteel_mcu_instance/rvsteel_core_instance/csr mcause[30] i 1 n 0
                                                                                         26 I
| clock 50mhz BUFG | rvsteel mcu instance/rvsteel core instance/csr mepc[31] i 1 n 0
rvsteel mcu instance/rvsteel core instance/reset internal 1
                                                                          8 |
| clock 50mhz BUFG | rvsteel mcu instance/rvsteel bus instance/E[0]
rvsteel_mcu_instance/rvsteel_core_instance/reset_internal_1
                                                                          15 |
                                                                                     31 |
| clock_50mhz_BUFG | rvsteel_mcu_instance/rvsteel_core_instance/csr_mtvec1
                                                                                       1
rvsteel mcu instance/rvsteel core instance/reset internal 1
                                                                                     31 |
                                                                          18 |
| clock 50mhz BUFG |
rvsteel_mcu_instance/rvsteel_uart_instance/rx_cycle_counter[0]_i_1_n_0 |
                                                                                8 |
                                                                                          32 |
| clock_50mhz_BUFG | rvsteel_mcu_instance/rvsteel_core_instance/integer_file[15][31]_i_1_n_0 |
rvsteel mcu instance/rvsteel core instance/reset internal 1
                                                                          13 |
                                                                                     32 |
| clock 50mhz BUFG | rvsteel mcu instance/rvsteel core instance/csr minstret[31] i 1 n 0
rvsteel mcu instance/rvsteel core instance/reset internal 1
                                                                                    32 |
| clock 50mhz BUFG | rvsteel mcu instance/rvsteel core instance/csr mtval[31] i 1 n 0
rvsteel_mcu_instance/rvsteel_core_instance/reset_internal_1
| clock_50mhz_BUFG | rvsteel_mcu_instance/rvsteel_core_instance/integer_file[23][31]_i_1_n_0 |
rvsteel_mcu_instance/rvsteel_core_instance/reset_internal_1
                                                                          11 l
                                                                                     32 |
| clock_50mhz_BUFG | rvsteel_mcu_instance/rvsteel_core_instance/csr_minstret[63]_i_1_n_0
rvsteel_mcu_instance/rvsteel_core_instance/reset_internal_1
                                                                          8 |
                                                                                    32 |
| clock 50mhz BUFG | rvsteel mcu instance/rvsteel core instance/csr mscratch0
rvsteel mcu instance/rvsteel core instance/reset internal 1
                                                                                     32 |
| clock 50mhz BUFG | rvsteel mcu instance/rvsteel core instance/integer file[3][31] i 1 n 0 |
rvsteel_mcu_instance/rvsteel_core_instance/reset_internal_1
                                                                          9 |
                                                                                    32 |
| clock_50mhz_BUFG | rvsteel_mcu_instance/rvsteel_core_instance/integer_file[21][31]_i_1_n_0 |
rvsteel_mcu_instance/rvsteel_core_instance/reset_internal_1
                                                                          14 |
                                                                                     32 |
| clock_50mhz_BUFG | rvsteel_mcu_instance/rvsteel_core_instance/integer_file[11][31]_i_1_n_0 |
rvsteel mcu instance/rvsteel core instance/reset internal 1
                                                                                     32 l
| clock_50mhz_BUFG | rvsteel_mcu_instance/rvsteel_core_instance/integer_file[17][31]_i_1_n_0 |
rvsteel_mcu_instance/rvsteel_core_instance/reset_internal_1
                                                                          12 |
                                                                                    32 |
| clock_50mhz_BUFG | rvsteel_mcu_instance/rvsteel_core_instance/integer_file[10][31]_i_1_n_0 |
rvsteel_mcu_instance/rvsteel_core_instance/reset_internal_1
                                                                          9 |
                                                                                    32 |
```

```
| clock_50mhz_BUFG | rvsteel_mcu_instance/rvsteel_core_instance/integer_file[12][31] i 1 n_0 |
rvsteel mcu instance/rvsteel core instance/reset internal 1
                                                                           8 |
                                                                                    32 |
| clock 50mhz BUFG | rvsteel mcu instance/rvsteel core instance/integer file
rvsteel mcu instance/rvsteel core instance/reset internal 1
                                                                                     32 |
| clock 50mhz BUFG | rvsteel mcu instance/rvsteel core instance/integer file[14][31] i 1 n 0 |
rvsteel_mcu_instance/rvsteel_core_instance/reset_internal_1
                                                                                     32 |
| clock_50mhz_BUFG | rvsteel_mcu_instance/rvsteel_core_instance/integer_file[16][31] i 1 n_0 |
rvsteel mcu instance/rvsteel core instance/reset internal 1
                                                                          12 |
                                                                                     32 l
| clock 50mhz BUFG | rvsteel mcu instance/rvsteel core instance/integer file[1][31] i 1 n 0 |
rvsteel mcu instance/rvsteel core instance/reset internal 1
| clock_50mhz_BUFG | rvsteel_mcu_instance/rvsteel_core_instance/integer_file[22][31]_i_1_n_0 |
rvsteel_mcu_instance/rvsteel_core_instance/reset_internal_1
                                                                          11 |
                                                                                     32 |
| clock 50mhz_BUFG | rvsteel_mcu_instance/rvsteel_core_instance/integer_file[27][31]_i_1_n_0 |
rvsteel mcu instance/rvsteel core instance/reset internal 1
                                                                          13 |
                                                                                     32 |
| clock 50mhz BUFG | rvsteel mcu instance/rvsteel core instance/integer file[28][31] i 1 n 0 |
rvsteel_mcu_instance/rvsteel_core_instance/reset_internal_1
                                                                          12 |
| clock_50mhz_BUFG | rvsteel_mcu_instance/rvsteel_core_instance/integer_file[13][31]_i_1_n_0 |
rvsteel mcu instance/rvsteel core instance/reset internal 1
                                                                          11 |
                                                                                     32 |
| clock 50mhz BUFG | rvsteel mcu instance/rvsteel core instance/integer file[25][31] i 1 n 0 |
rvsteel mcu instance/rvsteel core instance/reset internal 1
                                                                           9 |
                                                                                    32 l
| clock 50mhz BUFG | rvsteel mcu instance/rvsteel core instance/integer file[29][31] i 1 n 0 |
rvsteel_mcu_instance/rvsteel_core_instance/reset_internal_1
| clock_50mhz_BUFG | rvsteel_mcu_instance/rvsteel_core_instance/integer_file[2][31]_i_1_n_0 |
rvsteel_mcu_instance/rvsteel_core_instance/reset_internal_1
                                                                          11 l
                                                                                     32 |
| clock_50mhz_BUFG | rvsteel_mcu_instance/rvsteel_core_instance/integer_file[26][31]_i_1_n_0 |
rvsteel_mcu_instance/rvsteel_core_instance/reset_internal_1
                                                                          12 |
                                                                                     32 |
| clock_50mhz_BUFG | rvsteel_mcu_instance/rvsteel_core_instance/integer_file[18][31]_i_1_n_0 |
rvsteel mcu instance/rvsteel core instance/reset internal 1
| clock_50mhz_BUFG | rvsteel_mcu_instance/rvsteel_core_instance/integer_file[30][31]_i_1_n_0 |
rvsteel_mcu_instance/rvsteel_core_instance/reset_internal_1
                                                                          13 |
                                                                                     32 |
| clock_50mhz_BUFG | rvsteel_mcu_instance/rvsteel_core_instance/integer_file[24][31]_i_1_n_0 |
rvsteel_mcu_instance/rvsteel_core_instance/reset_internal_1
                                                                           8 |
                                                                                     32 |
| clock 50mhz BUFG | rvsteel mcu_instance/rvsteel_core_instance/integer_file[9][31]_i_1_n_0 |
rvsteel mcu instance/rvsteel core instance/reset internal 1
| clock_50mhz_BUFG | rvsteel_mcu_instance/rvsteel_core_instance/integer_file[6][31]_i_1_n_0 |
rvsteel_mcu_instance/rvsteel_core_instance/reset_internal_1
                                                                          10 |
                                                                                     32 |
| clock_50mhz_BUFG | rvsteel_mcu_instance/rvsteel_core_instance/integer_file[5][31]_i_1_n_0 |
rvsteel_mcu_instance/rvsteel_core_instance/reset_internal_1
                                                                          14 |
                                                                                     32 |
```

clock_50mhz_BUFG rvsteel_mcu_instance/rvsteel_mcu_instance/rvsteel_core_instance/re			e/integer ₋ 	_file[7][31]_ 9	_i_1_n_0 32	
clock_50mhz_BUFG rvsteel_mcu_instance/rvsteel_mcu_instance/rvsteel_core_instance/re	_	_	e/integer_ 	_file[4][31] 	_i_1_n_0 32	
clock_50mhz_BUFG rvsteel_mcu_instance/rvsteel_mcu_instance/rvsteel_core_instance/re	_	_	e/integer_ 	_file[8][31] _10	_i_1_n_0 32	
clock_50mhz_BUFG rvsteel_mcu_instance/rvsteel_mcu_instance/rvsteel_core_instance/re	_	_	e/integer_ 	_file[20][31 10	.]_i_1_n_0 32	
clock_50mhz_BUFG rvsteel_mcu_instance/reset_debounced	rvsteel_coi	re_instance 11	e/mtimec 32	mp[63]_i_2	2_0[1]	
clock_50mhz_BUFG rvsteel_mcu_instance/reset_debounced	rvsteel_coi 	re_instance 7	e/mtimec 32	mp[63]_i_2	2_0[0]	
clock_50mhz_BUFG rvsteel_mcu_instance/i reset_debounced	rvsteel_coi 	re_instance 13	e/prev_rv 32	v_address_	reg[1]_0[0]	
clock_50mhz_BUFG rvsteel_mcu_instance/rvsteel_mcu_instance/rvsteel_core_instance/re	_	_	e/integer_ 	_file[19][31 11	.]_i_1_n_0 32	
clock_50mhz_BUFG rvsteel_mcu_instance/reset_debounced	rvsteel_coi	re_instance 20	e/cr_en_r 64	eg[0]	I	
clock_50mhz_BUFG rvsteel_mcu_instance/rvsteel_core_instance/re	set_intern	 al_1	I	35	98	
clock_50mhz_BUFG rvsteel_mcu_instance/i rvsteel_mcu_instance/rvsteel_core_instance/i	reset_inte	rnal_1	/prev_wr 	ite_request 41	t_reg_0[0] 101	
			+			-