Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec 6 23:38:27 MST 2018
Date : Thu Oct 17 09:48:56 2024
Host : Samuel running 64-bit major release (build 9200)
Command : report_power -file hello_world_arty_a7_power_routed.rpt -pb hello_world_arty_a7_power_summary_routed.pb -rpx hello_world_arty_a7_power_routed.rpx
Design : hello_world_arty_a7
Device : xc7a100ticsg324-1L
Design State : routed
Grade : industrial
Process : typical
Characterization : Production
Power Report Table of Contents
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary

```
Total On-Chip Power (W) | 0.080 |
| Design Power Budget (W) | Unspecified* |
| Power Budget Margin (W) | NA |
| Dynamic (W) | 0.009 |
| Device Static (W) | 0.071 |
| Effective TJA (C/W) | 4.6 |
| Max Ambient (C) | 99.6 |
| Junction Temperature (C) | 25.4 |
| Confidence Level | Medium |
| Setting File | --- |
| Simulation Activity File | --- |
| Design Nets Matched | NA |
```

1.1 On-Chip Components

```
+-----+
| On-Chip | Power (W) | Used | Available | Utilization (%) |
+-----+
| Clocks | 0.003 | 4 | --- | --- |
| Slice Logic | 0.002 | 4916 | --- | --- |
| LUT as Logic | 0.002 | 2394 | 63400 | 3.78 |
| CARRY4 | <0.001 | 158 | 15850 | 1.00 |
| Register | <0.001 | 1768 | 126800 | 1.39 |
```

^{*} Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>

```
| F7/F8 Muxes | <0.001 | 339 | 63400 | 0.53 | |
| Others | 0.000 | 15 | --- | --- |
| Signals | 0.003 | 3871 | --- | --- |
| Block RAM | 0.002 | 2 | 135 | 1.48 |
| I/O | <0.001 | 3 | 210 | 1.43 |
| Static Power | 0.071 | | | |
| Total | 0.080 | | | | |
```

1.2 Power Supply Summary

```
+-----+
| Source | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----+
| Vccint | 0.950 | 0.019 | 0.010 | 0.009 |
| Vccaux | 1.800 | 0.016 |
                          0.000 |
                                  0.016 |
| Vcco33 |
           3.300 | 0.000 |
                           0.000 |
                                  0.000 |
| Vcco25 |
           2.500 | 0.000 |
                           0.000 |
                                   0.000 |
| Vcco18 |
           1.800 | 0.000 |
                           0.000 |
                                   0.000 |
| Vcco15 |
           1.500 | 0.000 |
                           0.000 |
                                   0.000 |
| Vcco135 |
           1.350 | 0.000 |
                           0.000 |
                                  0.000 |
Vcco12
           1.200 | 0.000 |
                           0.000 |
                                   0.000 |
| Vccaux_io |
           1.800 | 0.000 |
                           0.000 |
                                  0.000 |
| Vccbram |
            0.950 | 0.000 |
                           0.000 |
                                   0.000 |
| MGTAVcc |
           1.000 | 0.000 |
                          0.000 |
                                  0.000
| MGTAVtt |
            1.200 | 0.000 |
                            0.000 |
                                   0.000 |
| Vccadc | 1.800 | 0.018 |
                          0.000 |
                                  0.018 |
+----+
```

	-+		+
	Confidence Details	+	Action
	-+		+
Design implementat	ion state High Design i	s routed	1
Clock nodes activity	High User specifie	d more than 95% of c	clocks
I/O nodes activity rovide missing input iew	Medium More than activity with simulation resul	•	sing user specification By Resource Type -> I/Os"
	ty Medium User spec activity with simulation resu		·
Device models	High Device models	are Production	ſ
I	1	1	
Overall confidence le	evel Medium		1
	-+		+
		-	
. Settings			
.1 Environment			

```
| Ambient Temp (C) | 25.0
| ThetaJA (C/W) | 4.6
| Airflow (LFM)
             | 250
| Heat Sink | medium (Medium Profile) |
| ThetaSA (C/W) | 4.6 |
| Board Selection | medium (10"x10")
| # of Board Layers | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0
2.2 Clock Constraints
| Clock | Domain | Constraint (ns) |
+----+
| clkdiv2 | clock_50mhz | 20.0 |
| clock | clock | 10.0 |
+----+
3. Detailed Reports
-----
3.1 By Hierarchy
-----
| Name | Power (W) |
```

+-----+