{"payload":{"header_redesign_enabled":false,"results":[{"id":"231073493","archived":false,"color":"#b2b7f8","followers":0,"has_funding_file":false,"hl_name":"ramezmoussa/RISCV-32I","hl_trunc_description":"A pipelined implementation of the RISC-V-32I Processor with support for compressed instructions (Verilog)","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":231073493,"name":"RISCV-32I","owner_id":57135988,"owner_login":"ramezmoussa","updated_at":"2019-12-31T10:55:52.786Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":71,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aramezmoussa%252FRISCV-32I%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/ramezmoussa/RISCV-32I/star":{"post":"Ko_CD5brIgsPh1gokkmzgk_h9k_CLTJQ_Ew_hv5wvQU_UPjkBZEequNvbZQnTD31Aji2wAAJmowpWZ4jc862Jw"},"/ramezmoussa/RISCV-32I/unstar":{"post":"KaDdWQUCUhREmh6vZg0DOxVJSujOJeEeuK8AwUFhvuS8aXFdpa6jrtHePV-Pe9Dq0AghrxshOjOZlHsUq1l8dA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"K74E7RXc1c2w3UddclmmKCbMCVJjaoPH7Yr0q6u9wB8m1_yO8WFMY5MIf6uceKkTfgAPH2cB0tj8ZG5sAQ0kHg"}}},"title":"Repository search results"}