



MLBlocks: Arming FPGA architectures with Dense & Low Precision units in classic column based manner

DWConv & Standard Conv



PE

PWConv & Matrix-Matrix Multiplication



Contributions:

1- Reconfigurable PE (**DSP size**, Systolic array, **Column based**)
6 times more 8x8 multiplier comparing to a DSP Block (two 8x8),

RS Data flow, High frequency, flexible data movement. Great for **SConv, DWConv, PWConv, Matrix-Matrix Multiplication**


DPS – BRAM ratio 1/1 (same as Ultrascale+ arch), Low number of intermediary outputs in practice

Parameterized (for any budget limitation) – can integrate multi precision idea


2- Compare with cascade paper (Prof. Nachiket)


3- new suggestion to use each 18KBRAM as 36bit streamer using external controller circuit (delivering 662MHz) (in cascade paper: 18bit)





UltraScale+ architecture distribution:



My amassing
MLBlocks world








DSP48
P cascade

RAMB18
cascade

URAM288
cascade

General Purpose
Interconnect



Dis Parallel:

1- more fan in and outs (since we are talking about small Pes it is fine)

Dis Systolic:

1- tougher scheduling, rhythmic scheduling

2- prevent circuit fusions (less optimization)


$$B = B_{\text{Seq}} \times B_{\text{par}} \times B_{\text{Sys}}$$

of Physical MAC: $\times B_{\text{par}} \times B_{\text{Sys}}$

of Input: $\times B_{\text{par}}$



of Output: $\times B_{\text{par}}$

(without internal serial to parallel)




Params = {right side indexes}





```
for paramsch_0i: 0 → sch0i  
  for paramsch_1i: 0 → sch1i  
    for paramsch_2i: 0 → sch2i  
      for paramseqi: 0 → comp_seqi  
        for paramuni: 0 → comp_uni
```

6Ch-SCnv
→



DSP-size (BRAM-size)



DSP-size (BRAM-size)

