

K. N. Toosi University of Technology

1402-1403

Ramin Tavakoli

FPGA

Student Number: 9925063

Dr. Hosseini Nezhad

Homework 3

Department of electrical engineering

*K.N Toosi University of Technology December 12, 2023 پروتکل ارتباط SPI را با استفاده از ماشین حالت را پیاده سازی و شبیه سازی کنید.

در این طراحی ورودی ها به صورت زیر خواهند بود:

- یک ورودی ۸ بیتی داده ورودی
- یک ورودی تک بیتی برای فعالسازی پروتکل data ready
 - یک ورودی برای فعالسازی دریافت داده miso in
 - یک ورودی miso مربوط به دریافت سریالی در
 - یک ورودی کلاک سیستم
 - یک ورودی کلاک SPI

خروجی ها:

- خروجی های SCK,MOSI,CS مربوط به ارتباط SPI
- یک خروجی ۸ بیتی داده دریافت شده از طریق MISO
- یک خروجی Data ready out برای تعیین اینکه ۸ بیت با موفقیت دریافت شده است یا نه.


سیستم با کلاک اصلی کار خواهد کرد اما کلاکی که از طریق خروجی SCK ارسال می شود و کلاکی که با آن داده ارسال می شود کلاک SPI خواهد بود که به صورت یک ورودی دیگر تعریف شده است.

ماشين حالت سه حالت send ، idle و tranceive را خواهد داشت.


نحوه ی تغییر حالات بین سه حالت با استفاده از ورودی ها data ready و miso in تعیین می شود.

توضیحات تکمیلی مربوط به این تمرین را در ویدیو آپلود شده مشاهده کنید.

To design the SPI protocol hardware, we need output and input ports as shown below.



We use finite state machine design(FSM) and switch between the following states according to different inputs.





Circuit synthesis code:

```
1 library IEEE;
 2 use IEEE STD LOGIC 1164.ALL;
3 use IEEE.STD LOGIC arith.ALL;
 4 use ieee.std_logic_unsigned.all;
 6 entity SPI_Protocol is
    port (
          Clk, SPI Clk: in std logic;
 8
 9
          Data_Ready, Miso_in, Miso: in std_logic;
          Data_in: in std_logic_vector(7 downto 0);
10
11
          Data_out: out std_logic_vector(7 downto 0);
          CS, SCK, Mosi, Data_Out_Ready: out std_logic
12
13 );
14 end SPI_Protocol;
15
16 architecture Behavioral of SPI Protocol is
17
18 type state is (idle, send, transceive);
19 signal pr state, nx state: state:=idle;
    --signal bit_counter: integer range -1 to 7:= 7; -- counter for bits sent and received
20
21
22 signal Datain: std logic vector(7 downto 0);
23 signal Dataout: std logic vector(7 downto 0);
24
25 begin
26
27 pl: process(clk)
28 begin
29
30 if(clk'event and clk='l') then
    pr_state <= nx_state;
--Datain <= Data_in;</pre>
31
32
33 end if;
34 end process;
36 p2:process(Data Ready, pr state, Miso in, miso, clk)
37
         case pr state is
38
39
          when idle =>
             if (Data Ready = '1' and Miso in = '0') then
40
41
                nx_state <= send;
             elsif (Data_Ready = '1' and Miso_in = '1') then
42
43
               nx state <= transceive;
44
             else
45
               nx state <= idle;
46
             end if;
             CS <= '1';
47
48
             --SCK <= '1';
49
         when send =>
50
            if (Data_Ready = '0') then
51
                nx state <= idle;
52
             elsif (Miso_in = '1') then
53
               nx state <= transceive;
54
55
             else
               nx state <= send;
56
57
             end if:
             CS <= '0';
58
59
             --SCK <= SPI CLK;
60
61
         when transceive =>
             if (Data_Ready = '0') then
62
63
               nx state <= idle;
64
             elsif (Miso in = '0') then
               nx_state <= send;</pre>
65
66
             else
               nx state <= transceive;
67
             end if;
68
             CS <= '0';
69
70
             --SCK <= SPI CLK;
          when others=>
71
72
            nx state<=idle;
73
          end case;
74
75 end process;
```

```
77 p3: process(SPI CLK)
      variable bit counter: integer range -1 to 7:= 7; -- counter for bits sent and received
  79
        begin
  80
            case pr state is
            when idle =>
  81
              SCK <= '1';
  82
            when send =>
  83
              SCK <= SPI CLK;
  84
  85
            when transceive =>
              SCK <= SPI CLK;
  86
            when others=>
  87
              SCK <= SPI CLK;
  88
            end case;
  89
            if (SPI CLK'event and SPI clk='l') then
  90
               if (pr state = idle) then
  91
                  --CS <= '1';
  92
                  --SCK <= '1';
  93
                 Mosi <= '1';
  94
  95
                 Data Out Ready <= '0';
                 Dataout <= X"FF";
  96
               elsif(pr state = send)then
  97
                  --SCK <= SPI CLK;
  98
                  --CS <= '0';
 99
                 Mosi <= Data_in(bit_counter);
 100
                 Dataout <= X"FF";
 101
 102
                 bit_counter := bit_counter - 1; -- Decrement bit_counter after shifting out each bit
                  if( bit counter = -1) then
 103
                    bit counter := 7;
 104
 105
                  end if;
 106
               elsif(pr_state = transceive) then
                  --SCK <= SPI CLK;
 107
                  Dataout(7 - bit counter) <= Miso;
108
                  Data out <= "UUUUUUUU";
109
                  bit counter := bit counter - 1;
110
                  --CS <= '0';
111
112
                  if ( bit_counter = -1 ) then
                     Data_Out_Ready <= '1';</pre>
113
                     Data out <= Dataout;
114
115
                    bit_counter := 7;
                  else
116
                  Data Out Ready <= '0';
117
                  end if;
118
               end if;
119
120
            end if:
 121
122 end process;
123 end Behavioral;
124
```

Result of RTL Schematic:





The result and review of the circuit synthesis and extracted elements:

```
HDL Synthesis
Synthesizing Unit <SPI Protocol>.
   Related source file is "C:\xilinix\ise-project\FPGA class\HW4\HW4\SPI Protocol.vhd".
   Found 1-bit register for signal <Mosi>.
   Found 1-bit register for signal <Data_Out_Ready>.
   Found 8-bit register for signal <Dataout>.
   Found 4-bit register for signal <p3.bit counter>.
   Found 8-bit register for signal <Data out>.
   Found 2-bit register for signal <pr state>.
   Found finite state machine <FSM 0> for signal <pr state>.
   ______
   | States
                    | 3
                    | 9
   | Transitions
   | Inputs
                    | 2
                    | 3
| Clk (rising_edge)
   | Outputs
   | Clock
   | Reset
                    | Data_Ready (negative)
   | Reset type | synchronous | Reset State | idle
   | Power Up State | idle
   | Encoding
                    | auto
                    | LUT
   | Implementation
   Found 3-bit subtractor for signal <GND_5_o_p3.bit_counter[3]_sub_17_0UT<2:0>> created at line 95.
   Found 4-bit subtractor for signal <p3.bit_counter[3]_GND_5_o_sub_19_OUT<3:0>> created at line 97.
   Found 1-bit 8-to-1 multiplexer for signal <p3.bit_counter[2]_Data_in[7]_Mux_11_o> created at line 87.
      inferred 2 Adder/Subtractor(s).
      inferred 22 D-type flip-flop(s).
      inferred 12 Multiplexer(s).
      inferred \, 1 Finite State Machine(s).
Unit <SPI Protocol> synthesized.
______
```

```
HDL Synthesis Report
Macro Statistics
# Adders/Subtractors
                                                          : 2
 3-bit subtractor
                                                          : 1
 4-bit subtractor
                                                          : 1
# Registers
                                                          : 5
                                                          : 2
 1-bit register
 4-bit register
                                                          : 1
 8-bit register
                                                          : 2
                                                          : 12
# Multiplexers
 1-bit 2-to-1 multiplexer
                                                          : 9
 1-bit 8-to-1 multiplexer
                                                          : 1
                                                          : 1
 4-bit 2-to-1 multiplexer
 8-bit 2-to-1 multiplexer
                                                          : 1
# FSMs
                                                          : 1
```

```
Advanced HDL Synthesis
______
Advanced HDL Synthesis Report
Macro Statistics
# Adders/Subtractors
                                              : 2
3-bit subtractor
                                              : 1
4-bit subtractor
# Registers
                                              : 22
Flip-Flops
                                              : 22
# Multiplexers
                                              : 12
1-bit 2-to-1 multiplexer
                                              : 9
1-bit 8-to-1 multiplexer
                                              : 1
4-bit 2-to-1 multiplexer
                                              : 1
8-bit 2-to-1 multiplexer
                                              : 1
# FSMs
                                              : 1
```

```
______
                    Design Summary
______
Top Level Output File Name : SPI Protocol.ngc
Primitive and Black Box Usage:
# BELS
                         : 22
#
    INV
                         : 2
    LUT2
                         : 6
    LUT3
                         : 1
    LUT6
                         : 11
    MUXF7
                         : 1
    VCC
# FlipFlops/Latches
                         : 3
    FD
    FDE
                        : 19
#
    FDSE
                        : 1
# Clock Buffers
                        : 2
    BUFGP
                         : 2
# IO Buffers
                         : 23
                         : 11
    IBUF
    OBUF
                         : 12
Device utilization summary:
_____
Selected Device : 6slx4tqg144-3
Slice Logic Utilization:
Number of Slice Registers:
                             23 out of 4800
                                            0%
Number of Slice LUTs:
                             20 out of 2400
  Number used as Logic:
                             20 out of 2400
                                            0%
```

Slice Logic Utilization:				
Number of Slice Registers:	23	out of	4800	0%
Number of Slice LUTs:	20	out of	2400	0%
Number used as Logic:	20	out of	2400	0%
Slice Logic Distribution:				
Number of LUT Flip Flop pairs used:	26			
Number with an unused Flip Flop:	3	out of	26	11%
Number with an unused LUT:	6	out of	26	23%
Number of fully used LUT-FF pairs:	17	out of	26	65%
Number of unique control sets:	6			
IO Utilization:				
Number of IOs:	25			
Number of bonded IOBs:	25	out of	102	24%
Specific Feature Utilization:				
Number of BUFG/BUFGCTRLs:	2	out of	16	12%

Circuit Test Bench code:

```
1 LIBRARY ieee;
 2 USE ieee.std logic 1164.ALL;
 3 --USE ieee.numeric std.ALL;
 4
 5 ENTITY TB SPI Porotocol IS
 6 END TB SPI Porotocol;
 7
 8 ARCHITECTURE behavior OF TB_SPI_Porotocol IS
 9
10
        -- Component Declaration for the Unit Under Test (UUT)
11
        COMPONENT SPI Protocol
12
        PORT (
13
14
             Clk : IN std logic;
             SPI Clk : IN std logic;
15
             Data Ready : IN std logic;
16
            Miso in : IN std logic;
17
            Miso : IN std logic;
18
             Data in : IN std logic vector(7 downto 0);
19
20
             Data out : OUT std logic vector(7 downto 0);
             CS : OUT std_logic;
21
             SCK : OUT std logic;
22
            Mosi : OUT std logic;
23
             Data_Out_Ready : OUT std_logic
24
25
            );
       END COMPONENT;
26
27
28
       --Inputs
29
       signal Clk : std logic := '0';
30
       signal SPI_Clk : std_logic := '0';
      signal Data_Ready : std_logic := '0';
33
      signal Miso in : std logic := '0';
34
       signal Miso : std logic := '0';
35
       signal Data in : std logic vector(7 downto 0) := (others => '0');
36
37
       --Outputs
38
       signal Data out : std logic vector(7 downto 0);
       signal CS : std logic;
39
       signal SCK : std logic;
40
       signal Mosi : std logic;
41
      signal Data_Out_Ready : std_logic;
42
       -- Clock period definitions
44
       --constant Clk period : time := 10 ns;
45
       --constant SPI Clk period : time := 10 ns;
46
47
48 BEGIN
49
      -- Instantiate the Unit Under Test (UUT)
50
      uut: SPI_Protocol PORT MAP (
51
             Clk => Clk,
52
             SPI_Clk => SPI_Clk,
53
             Data Ready => Data_Ready,
54
             Miso_in => Miso_in,
55
             Miso => Miso,
56
57
             Data in => Data in,
             Data out => Data_out,
58
             CS => CS,
59
             SCK => SCK,
60
             Mosi => Mosi,
61
             Data Out Ready => Data_Out_Ready
62
63
           );
64
```

```
65 CLK <= not CLK after 10 ns;
66 SPI_CLK <= not SPI_CLK after 15 ns;
67 Data_Ready <= 'l' after 90 ns,'0' after 350 ns,'l' after 400 ns,'0' after 700 ns,'l' after 750 ns;
68 Miso_in <= 'l' after 400 ns, '0' after 950 ns, 'l' after 1100 ns;
69 Miso <= not Miso after 20 ns;
70 Data_in <= x"79";
71
72 END;
```

Simulation result:

X1: 581.447 ns

