



1928

K. N. Toosi University of Technology

1402-1403

Ramin Tavakoli

FPGA

Student Number: 9925063

Dr. Hosseini Nezhad

Homework 5

Department of electrical engineering


*K.N Toosi University of Technology
December 12, 2023

1- فرض کنید در یک سیستم دیجیتال، درایه‌های بردار $A=[a_0, a_1, a_2, a_3]$ از طریق یک پورت ورودی ۸ بیتی به ترتیب با هر کلاک یک نمونه وارد می‌شوند. قرار است این بردار در یک ماتریس 4×3 که هر یک از ستون‌های آن در یک حافظه ROM جداگانه چهار بیتی ذخیره شده است ضرب شود.

الف) مدار ضرب بردار در ماتریس را به گونه‌ای طراحی نمایید که حداکثر با استفاده از سه عدد ضرب و جمع کننده تمام محاسبات انجام شود.

ب) قرار است المان‌های مربوط به بردارهای A, B, C که هر کدام یک بردار 1×4 هستند از طریق همان پورت ورودی ۸ بیتی به صورت مالتی پلکس شده وارد شوند. ترتیب ورود داده‌ها به گونه‌ای است که در سه کلاک اول، داده اول بردارها یعنی a_0, b_0, c_0 وارد می‌شود. در سه کلاک بعدی نمونه دوم بردارها و در سه کلاک چهارم نمونه چهارم هر یک از بردارها از طریق پورت ورودی وارد می‌شود. مدار دریافت ورودی‌ها را طراحی نمایید.

I/O port for design.



Circuit synthesis code:

We use structural design to get our goal.



```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  USE IEEE.STD_LOGIC_ARITH.ALL;
4  USE IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6
7  entity main is
8  port(
9      clk:in std_logic;
10     Din:in std_logic_vector(7 downto 0);
11     YA,YB,YC:out std_logic_vector(17 downto 0)
12 );
13 end main;
14
15 architecture Behavioral of main is
16
17 component multiplex_in
18 port(
19     clk:in std_logic;
20     Din:in std_logic_vector(7 downto 0);
21     A,B,C:out std_logic_vector(7 downto 0);
22     clk_a,clk_b,clk_c:out std_logic
23 );
24 end component;
25
26 component Mat_Mul
27 port(
28     clk : in std_logic;
29     vector_in : in std_logic_vector(7 downto 0);
30     vector1 : out std_logic_vector(17 downto 0);
31     vector2 : out std_logic_vector(17 downto 0);
32     vector3 : out std_logic_vector(17 downto 0)
33     --dataReady : out std_logic
34 );
35 end component;
36
37 component Output_Block
38 generic( N: integer range 0 to 15:= 10);
39 port(
40     Din1,Din2,Din3:in std_logic_vector(17 downto 0);
41     clk:in std_logic;
42     Dout:out std_logic_vector(17 downto 0)
43 );
44 end component;
45
46 signal C1, C2, C3:std_logic;
47 signal ai, bi, ci:std_logic_vector(7 downto 0); -- matrix data such that a0 to a3 and b0 to b3 and c0 to c3
48 signal M1, M2, M3, M4, M5, M6, M7, M8, M9:std_logic_vector(17 downto 0); -- Multiplier of Vector(A,B,C) to Mutrix_4_3
49
50 begin
51
52 u1:multiplex_in port map(clk => clk, Din => Din, A => ai, B => bi, C => ci, clk_a => C1, clk_b => C2, clk_c => C3);
53
54 u2:Mat_Mul port map(clk => C1, vector_in => ai, vector1 => M1, vector2 => M2, vector3 => M3);
55
56 u3:Mat_Mul port map(clk => C2, vector_in => bi, vector1 => M4, vector2 => M5, vector3 => M6);
57
58 u4:Mat_Mul port map(clk => C3, vector_in => ci, vector1 => M7, vector2 => M8, vector3 => M9);
59
60 u5:Output_Block generic map (N => 10)
61 port map(Din1 => M1, Din2 => M2, Din3 => M3, clk => clk, Dout => YA);
62
63 u6:Output_Block generic map (N => 11)
64 port map(Din1 => M4, Din2 => M5, Din3 => M6, clk => clk, Dout => YB);
65
66 u7:Output_Block generic map (N => 11)
67 port map(Din1 => M7, Din2 => M8, Din3 => M9, clk => clk, Dout => YC);
68
69 end Behavioral;

```

Result of RTL Schematic:

5



The result and review of the circuit synthesis and extracted elements:

```

=====
*                               HDL Synthesis                               *
=====

Synthesizing Unit <main>.
  Related source file is "C:\xilinx\ise-project\FPGA_class\HW5_FPGA\main.vhd".
  Summary:
    no macro.
Unit <main> synthesized.

Synthesizing Unit <multiplex_in>.
  Related source file is "C:\xilinx\ise-project\FPGA_class\HW5_FPGA\multiplex_in.vhd".
  Found 2-bit register for signal <present_state>.
  Found 8-bit register for signal <B>.
  Found 8-bit register for signal <C>.
  Found 2-bit register for signal <count>.
  Found 1-bit register for signal <clka>.
  Found 1-bit register for signal <clkb>.
  Found 1-bit register for signal <clkc>.
  Found 8-bit register for signal <A>.
  Found finite state machine <FSM_0> for signal <present_state>.
-----
| States           | 3 |
| Transitions      | 3 |
| Inputs           | 0 |
| Outputs          | 2 |
| Clock            | clk (rising_edge) |
| Power Up State   | sa |
| Encoding         | auto |
| Implementation  | LUT |
-----
Found 2-bit adder for signal <count[1]_GND_6_o_add_4_OUT> created at line 48.
Summary:
  inferred   1 Adder/Subtractor(s).
  inferred  29 D-type flip-flop(s).
  inferred   1 Finite State Machine(s).

Found 5x4-bit single-port Read Only RAM <Mram_ROM3> for signal <ROM3>.
Found 3-bit register for signal <counter_plus>.
Found 12-bit register for signal <multil>.
Found 18-bit register for signal <sum1>.
Found 12-bit register for signal <multi2>.
Found 18-bit register for signal <sum2>.
Found 12-bit register for signal <multi3>.
Found 18-bit register for signal <sum3>.
Found 18-bit register for signal <vector1>.
Found 18-bit register for signal <vector2>.
Found 18-bit register for signal <vector3>.
Found 3-bit register for signal <counter>.
Found 3-bit adder for signal <counter[2]_GND_8_o_add_0_OUT> created at line 43.
Found 3-bit adder for signal <counter_plus[2]_GND_8_o_add_1_OUT> created at line 44.
Found 18-bit adder for signal <sum1[17]_GND_8_o_add_4_OUT> created at line 46.
Found 18-bit adder for signal <sum2[17]_GND_8_o_add_7_OUT> created at line 49.
Found 18-bit adder for signal <sum3[17]_GND_8_o_add_10_OUT> created at line 52.
Found 8x4-bit multiplier for signal <vector_in[7]_BUS_0003_MuLt_3_OUT> created at line 45.
Found 8x4-bit multiplier for signal <vector_in[7]_BUS_0008_MuLt_6_OUT> created at line 48.
Found 8x4-bit multiplier for signal <vector_in[7]_BUS_0013_MuLt_9_OUT> created at line 51.
Summary:
  inferred   3 RAM(s).
  inferred   3 Multiplier(s).
  inferred   5 Adder/Subtractor(s).
  inferred  150 D-type flip-flop(s).
  inferred   1 Multiplexer(s).
Unit <Mat_Mul> synthesized.

```

HDL Synthesis Report

Macro Statistics

```
# RAMs                                     : 9
  5x4-bit single-port Read Only RAM       : 9
# Multipliers                             : 9
  8x4-bit multiplier                      : 9
# Adders/Subtractors                      : 19
  18-bit adder                           : 9
  2-bit adder                             : 1
  3-bit adder                             : 6
  4-bit adder                             : 3
# Registers                               : 46
  1-bit register                          : 3
  12-bit register                         : 9
  18-bit register                         : 21
  2-bit register                          : 1
  3-bit register                          : 6
  4-bit register                          : 3
  8-bit register                          : 3
# Multiplexers                             : 18
  18-bit 2-to-1 multiplexer               : 6
  3-bit 2-to-1 multiplexer                : 3
  4-bit 2-to-1 multiplexer                : 9
# FSMs                                     : 1
```

* Advanced HDL Synthesis *

Synthesizing (advanced) Unit <Mat_Mul>.

The following registers are absorbed into accumulator <sum2>: 1 register on signal <sum2>.

The following registers are absorbed into accumulator <sum1>: 1 register on signal <sum1>.

The following registers are absorbed into accumulator <sum3>: 1 register on signal <sum3>.

The following registers are absorbed into counter <counter_plus>: 1 register on signal <counter_plus>.

Multiplier <Mmult_vector_in[7]_BUS_0008_Mult_6_OUT> in block <Mat_Mul> and accumulator <sum2> in block <Mat_Mul> are combinational.

The following registers are also absorbed by the MAC: <multi2> in block <Mat_Mul>.

Multiplier <Mmult_vector_in[7]_BUS_0003_Mult_3_OUT> in block <Mat_Mul> and accumulator <sum1> in block <Mat_Mul> are combinational.

The following registers are also absorbed by the MAC: <multi1> in block <Mat_Mul>.

Multiplier <Mmult_vector_in[7]_BUS_0013_Mult_9_OUT> in block <Mat_Mul> and accumulator <sum3> in block <Mat_Mul> are combinational.

The following registers are also absorbed by the MAC: <multi3> in block <Mat_Mul>.

INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ROM1> will be implemented on LUTs either because you have described an asynchronous read/write access or because it is too small to be implemented as a block RAM.

ram_type	Distributed		

Port A			
aspect ratio	5-word x 4-bit		
weA	connected to signal <GND>	high	
addrA	connected to signal <counter[2]_GND_8_o_add_0_OUT>		
diA	connected to signal <GND>		
doA	connected to internal node		

INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ROM2> will be implemented on LUTs either because you have described an asynchronous read/write access or because it is too small to be implemented as a block RAM.

ram_type	Distributed		

Port A			
aspect ratio	5-word x 4-bit		
weA	connected to signal <GND>	high	
addrA	connected to signal <counter[2]_GND_8_o_add_0_OUT>		
diA	connected to signal <GND>		
doA	connected to internal node		

ram_type	Distributed		

Port A			
aspect ratio	5-word x 4-bit		
weA	connected to signal <GND>	high	
addrA	connected to signal <counter[2]_GND_8_o_add_0_OUT>		
diA	connected to signal <GND>		
doA	connected to internal node		

Unit <Mat_Mul> synthesized (advanced).

Synthesizing (advanced) Unit <multiplex_in>.

The following registers are absorbed into counter <count>: 1 register on signal <count>.

Unit <multiplex_in> synthesized (advanced).

Advanced HDL Synthesis Report

Macro Statistics

```
# RAMs                                : 9
  5x4-bit single-port distributed Read Only RAM : 9
# MACs                                : 9
  8x4-to-18-bit MAC                   : 9
# Adders/Subtractors                  : 10
  2-bit adder                          : 1
  3-bit adder                          : 6
  4-bit adder                          : 3
# Counters                             : 4
  2-bit up counter                     : 1
  3-bit up counter                     : 3
# Registers                            : 264
  Flip-Flops                           : 264
# Multiplexers                         : 18
  18-bit 2-to-1 multiplexer            : 6
  3-bit 2-to-1 multiplexer             : 3
  4-bit 2-to-1 multiplexer             : 9
# FSMs                                 : 1
```

Slice Logic Utilization:

```
Number of Slice Registers:      322 out of 4800    6%
Number of Slice LUTs:           381 out of 2400   15%
  Number used as Logic:         381 out of 2400   15%
```

Slice Logic Distribution:

```
Number of LUT Flip Flop pairs used: 408
  Number with an unused Flip Flop:  86 out of 408   21%
  Number with an unused LUT:         27 out of 408    6%
  Number of fully used LUT-FF pairs: 295 out of 408   72%
  Number of unique control sets:     13
```

IO Utilization:

```
Number of IOs:                  63
Number of bonded IOBs:          63 out of 102    61%
```

Specific Feature Utilization:

```
Number of BUFG/BUFGCTRLs:       4 out of 16    25%
Number of DSP48A1s:              6 out of 8     75%
```


Circuit Test Bench code:

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3
4  ENTITY TB_Main IS
5  END TB_Main;
6
7  ARCHITECTURE behavior OF TB_Main IS
8
9      -- Component Declaration for the Unit Under Test (UUT)
10     COMPONENT main
11     PORT(
12         clk : IN  std_logic;
13         Din : IN  std_logic_vector(7 downto 0);
14         YA : OUT std_logic_vector(17 downto 0);
15         YB : OUT std_logic_vector(17 downto 0);
16         YC : OUT std_logic_vector(17 downto 0)
17     );
18     END COMPONENT;
19     --Inputs
20     signal clk : std_logic := '0';
21     signal Din : std_logic_vector(7 downto 0) := (others => '0');
22
23     --Outputs
24     signal YA : std_logic_vector(17 downto 0);
25     signal YB : std_logic_vector(17 downto 0);
26     signal YC : std_logic_vector(17 downto 0);
27
28 BEGIN
29
30     -- Instantiate the Unit Under Test (UUT)
31     uut: main PORT MAP (
32         clk => clk,
33         Din => Din,
34         YA => YA,
35         YB => YB,
36         YC => YC
37     );
38     clk<=not clk after 50 ns;
39     Din<=x"01" after 0 ns ,x"02" after 100 ns ,x"03" after 200 ns ,x"04" after 300 ns ,x"05" after 400 ns ,
40     x"06" after 500 ns ,x"07" after 600 ns ,x"08" after 700 ns ,x"09" after 800 ns ,x"0A" after 900 ns ,
41     x"01" after 1000 ns ,x"02" after 1100 ns ,x"03" after 1200 ns ,x"04" after 1300 ns ,x"05" after 1400 ns ,
42     x"06" after 1500 ns ,x"07" after 1600 ns ,x"08" after 1700 ns ,x"09" after 1800 ns ,x"0A" after 1900 ns ,
43     x"01" after 2000 ns,x"10" after 2100 ns ;
44
45 END;
```

Simulation result:

We have three vector and one matrix that every element of vector enters the circuit through the input port with each clock such that (ai, bi, ci).

And the matrix data is stored in ROM.

