بِسْمِ اللَّهِ الرَّحْمَٰنِ الرَّحِيمِ



تهیه کننده: رامین توکلی

درس: FPGA

شماره دانشجویی: ۹۹۲۵۰۶۳

استاد درس: دكتر حسينينژآد

تمرین شماره دو

دانشکده مهندسی برق

سوال ۱) مدار کانولوشن را به شکل ساختاری طراحی و شبیه سازی کنید.

در این طراحی دو ورودی ۸ بیتی، یک ورودی کلاک، و یک خروجی نهایی مدار کانولوشن خواهیم داشت. در این جا قصد این است که ورودی به صورت ترتیبی با هر لبه کلاک وارد شده، در هم ضرب شوند و با مقادیر قبلی جمع شوند. فرمول کلی به صورت زیر است:

10


$$y = \sum_{i=1}^{n} a_i x_i = a_1 x_1 + a_2 x_2 + \dots + a_{10} x_{10}$$

برای این طراحی بخش های زیر لازم است:

- یک شمارنده تا عدد ۱۰ برای شمارش تعداد ورودی های داده شده به مدار.
 - یک جمع کننده برای جمع دو عدد ۸ بیتی.
 - یک ضرب کننده برای ضرب دو عد د ۸ بیتی.
- یک رجیستر برای نگه داشتن مقادیر ورودی ها و نگه داری مجموع ضرب ورودی ها. رجیستر ها دارای یک پایه set هستند.

ماژول های گفته شده را جداگانه طراحی کرده و به صورت ساختاری به هم متصل کنید.

یک نقشه کلی از طراحی بالا به صورت زیر خواهد بود:



کد بخش سنتز مدار:

```
1 library IEEE;
 2 use IEEE.STD LOGIC 1164.ALL;
 3 use ieee.std logic arith.all;
 4 use ieee.std_logic_unsigned.all;
 5
 6
   entity CONVOLUTION is
 7
 8
   port(clkp : in std logic;
         input a : in std logic vector (7 downto 0);
 9
         input x : in std logic vector(7 downto 0);
10
         Y : out std logic vector( 19 downto 0));
11
12
13
   end CONVOLUTION;
14
    architecture Structral of CONVOLUTION is
15
16
17
   signal R : std logic ;
18
19 signal reg1, reg2 : std logic vector(7 downto 0);
20 signal mult : std logic vector(15 downto 0);
   signal sum : std logic vector(19 downto 0) ;
21
   signal add reg : std logic vector(19 downto 0);
22
23
24
25
    -- component decleration
26
27
   component Multiplier
28 generic(n: integer := 8);
29 port(IN1 : in std logic vector(n-1 downto 0);
         IN2 : in std logic vector(n-1 downto 0);
30
31
         MUL : out std logic vector( n+n-1 downto 0));
32 end component;
   _____
33
34
   component Adder
35 Generic(n: integer range 0 to 63 := 19);
36 port(IN1: in std logic vector(n-4 downto 0);
         IN2 : in std logic vector(n downto 0);
37
        ADD : out std logic vector( n downto 0));
38
39 end component;
40
41 component Counter
42 port (
43
         clk: in std logic;
44
        rco: out std logic);
45 end component;
46 --
```

```
component Reg
47
    Generic ( n: integer range 0 to 63 := 8);
48
    port( input : in std_logic_vector(n-1 downto 0);
49
          set : in std logic; -- active high
50
          reset: in std logic; -- avtive low
51
52
          clk : in std logic;
          Q : out std logic vector(n-1 downto 0));
53
    end component;
54
55
56
   begin
57
   U1 : Multiplier port map ( reg1, reg2, mult);
58
    U3 : Adder port map ( mult, add req, sum);
59
    U2 : Counter port map ( clkp,R);
60
61
62
   U4: Reg
   generic map ( n => 8)
63
   port map ( input_a, '0', '1', clkp, reg1);
65
66
   U5: Reg
    generic map ( n => 8)
   port map ( input x, '0', '1', clkp, reg2);
68
69
   U6: Req
70
71
    generic map ( n => 20)
   port map ( sum, '0', R, clkp, add reg);
72
73
74
   U7: Reg
   generic map ( n => 20)
75
76
   port map ( sum, '0', (not R), clkp, Y);
77
78
   end Structral;
79
```

نمایش Hierarchy طراحی:

```
Hierarchy

Convolution

xc6slx4-3tqg144

CONVOLUTION - Structral (CONVOLUTION.vhd)


10 - Multiplier - Behavioral (Multiplier.vhd)


10 - Adder - Behavioral (Adder.vhd)

10 - Counter - Behavioral (Counter.vhd)

10 - Reg - Behavioral (Register.vhd)

10 - Reg - Behavioral (Register.vhd)
```





نتیجه و بررسی سنتز مدار و المانهای استخراح شده:

```
HDL Synthesis
Synthesizing Unit <CONVOLUTION>.
   Related source file is "C:\xilinix\ise-project\FPGA class\HW2\Convolution\CONVOLUTION.vhd".
    Summarv:
       no macro.
Unit <CONVOLUTION> synthesized.
Synthesizing Unit <Multiplier>.
    Related source file is "C:\xilinix\ise-project\FPGA_class\HW2\Convolution\Multiplier.vhd".
    Found 8x8-bit multiplier for signal <MUL> created at line 17.
    Summarv:
       inferred | Multiplier(s).
Unit <Multiplier> synthesized.
Synthesizing Unit <Adder>.
    Related source file is "C:\xilinix\ise-project\FPGA class\HW2\Convolution\Adder.vhd".
    Found 20-bit adder for signal <ADD> created at line 20.
       inferred 1 Adder/Subtractor(s).
Unit <Adder> synthesized.
Synthesizing Unit <Counter>.
    Related source file is "C:\xilinix\ise-project\FPGA_class\HW2\Convolution\Counter.vhd".
    Found 1-bit register for signal <R>.
    Found 4-bit register for signal <count>.
    Found 4-bit adder for signal <count[3] GND 9 o add 0 OUT> created at line 29.
    Summary:
       inferred 1 Adder/Subtractor(s).
        inferred 5 D-type flip-flop(s).
Unit <Counter> synthesized.
 Synthesizing Unit <Reg 1>.
     Related source file is "C:\xilinix\ise-project\FPGA class\HW2\Convolution\Register.vhd".
        n = 8
     Found 8-bit register for signal <Qout>.
     Summarv:
        inferred 8 D-type flip-flop(s).
 Unit <Reg 1> synthesized.
 Synthesizing Unit <Reg 2>.
     Related source file is "C:\xilinix\ise-project\FPGA class\HW2\Convolution\Register.vhd".
        n = 20
     Found 20-bit register for signal <Qout>.
     Summary:
       inferred 20 D-type flip-flop(s).
 Unit <Reg 2> synthesized.
 HDL Synthesis Report
 Macro Statistics
 # Multipliers
  8x8-bit multiplier
                                                       : 1
 # Adders/Subtractors
 20-bit adder
  4-bit adder
                                                       : 1
                                                       : 6
 # Registers
  l-bit register
  20-bit register
                                                      : 2
                                                      : 1
  4-bit register
                                                      : 2
  8-bit register
```

```
Advanced HDL Synthesis
Synthesizing (advanced) Unit <CONVOLUTION>.
The following registers are absorbed into accumulator <U6/Qout>: 1 register on signal <U6/Qout>.
Unit <CONVOLUTION> synthesized (advanced).
Synthesizing (advanced) Unit <Counter>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <Counter> synthesized (advanced).
Advanced HDL Synthesis Report
Macro Statistics
                                                       : 1
# Multipliers
8x8-bit multiplier
                                                       : 1
# Adders/Subtractors
20-bit adder
                                                       : 1
 4-bit adder
# Counters
 4-bit up counter
# Accumulators
                                                       : 1
 20-bit up accumulator
                                                       : 37
# Registers
Flip-Flops
                                                       : 37
```

```
Design Summary
Top Level Output File Name : CONVOLUTION.ngc
Primitive and Black Box Usage:
# BELS
                           : 127
  GND
                           : 1
#
#
    INV
                           : 2
     LUT1
                           : 8
#
    LUT2
#
                           : 33
#
    LUT3
                           : 1
#
    LUT4
                           : 3
#
     MUXCY
                           : 38
#
     VCC
                           : 1
#
     XORCY
                           : 40
# FlipFlops/Latches
                           : 61
    FD
                           : 17
#
     FDR
# Clock Buffers
                           : 1
     BUFGP
                           : 1
# IO Buffers
     IBUF
                           : 16
     OBUF
# DSPs
    DSP48A1
Device utilization summary:
```


Selected Device : 6slx4tqgl44-3

Slice Logic Utilization:				
Number of Slice Registers:	61	out of	4800	1%
Number of Slice LUTs:	47	out of	2400	1%
Number used as Logic:	47	out of	2400	1%
Slice Logic Distribution:				
Number of LUT Flip Flop pairs used:	63			
Number with an unused Flip Flop:	2	out of	63	3%
Number with an unused LUT:	16	out of	63	25%
Number of fully used LUT-FF pairs:	45	out of	63	71%
Number of unique control sets:	4			
IO Utilization:				
Number of IOs:	37			
Number of bonded IOBs:	37	out of	102	36%
Specific Feature Utilization:				
Number of BUFG/BUFGCTRLs:	1	out of	16	6%
Number of DSP48Als:	1	out of	8	12%

Partition Resource Summary:

```
1 LIBRARY ieee;
 2 USE ieee.std_logic_l164.ALL;
 3 use IEEE STD LOGIC arith ALL;
4 use IEEE STD LOGIC UNSIGNED ALL;
 6 ENTITY TB_CONVOLUTION IS
 7
     GENERIC( periode : time := 20 ns);
    END TB CONVOLUTION;
 8
   ARCHITECTURE behavior OF TB CONVOLUTION IS
10
11
          -- Component Declaration for the Unit Under Test (UUT)
12
13
          COMPONENT CONVOLUTION
14
15
          PORT (
                clkp : IN std logic;
16
                input_a : IN std_logic_vector(7 downto 0);
17
                input_x : IN std_logic_vector(7 downto 0);
18
                Y: OUT std logic vector(19 downto 0)
19
20
              );
          END COMPONENT;
21
22
23
        --Inputs
24
        signal clkp : std logic := '0';
25
        signal input_a : std_logic_vector(7 downto 0) := (others => '0');
26
        signal input x : std logic vector(7 downto 0) := (others => '0');
27
28
        --Outputs
29
30
        signal Y : std_logic_vector(19 downto 0);
31
32 BEGIN
33
33
       -- Instantiate the Unit Under Test (UUT)
       uut: CONVOLUTION PORT MAP (
35
              clkp => clkp,
36
37
              input_a => input_a,
              input_x => input_x,
38
              Y => Y
39
40
            ) :
41
42
     clkp <= not clkp after periode/2;
     input_a <= "00001000" after 10 ns, "00101000" after 30 ns, "00101001" after 50 ns, "00000110" after 70 ns, "00011000" after 90 ns,
"00001001" after 110 ns, "00001000" after 130 ns, "00101000" after 150 ns, "00101001" after 170 ns, "00000110" after 190 ns, "00011000"</pre>
43
44
     "00001000" after 230 ns, "00101000" after 250 ns, "00101001" after 270 ns , "00000110" after 290 ns, "00011000" after 310 ns,
     "00001001" after 330 ns ,"00001000" after 350 ns, "00101000" after 370 ns, "00101001" after 390 ns ,"00000110" after 410 ns, "00011000"
46
47
    input_x <= "00000100" after 10 ns, "00001001" after 30 ns, "00001110" after 50 ns, "00000001" after 70 ns, "00001000" after 90 ns,
48
     "0000 ol" after 110 ns, "00001000" after 130 ns, "00101000" after 150 ns, "00101001" after 170 ns ,"00000110" after 190 ns, "00011000"
49
    "00001000" after 230 ns, "00101000" after 250 ns, "00101001" after 270 ns, "00000110" after 290 ns, "00011000" after 310 ns,
50
     "00001001" after 330 ns ,"00001000" after 350 ns, "00101000" after 370 ns, "00101001" after 390 ns ,"00000110" after 410 ns, "00011000"
51
52
53 END;
```

نتیجه شبیه سازی:



نتیجه شبیه سازی نشان میدهد که مدار طراحی شده تمامی ۱۰ تا جفت ورودی را پس از ضرب جمع کرده و در خروجی پس از اخرین جمع نشان میدهد.

البته همانطور که مشخص است در ورودی اول به علت تاخیر یک کلاک بین ورودی تا خروجی جمعی که در خروجی قرار می گیرد ۹ ۹ عدد را جمع می کند ولی این مشکل از ورودی های بعدی برطرف می شود.