

K. N. Toosi University of Technology

1402-1403

Ramin Tavakoli

FPGA

Student Number: 9925063

Dr. Hosseini Nezhad


Homework 5

Department of electrical engineering

*K.N Toosi University of Technology December 12, 2023 از طریق A=[a0,a1,a2,a3] از طریق A=[a0,a1,a2,a3] از طریق یک پورت ورودی ۸ بیتی به ترتیب با هر کلاک یک نمونه وارد می شوند. قرار است این بردار در یک ماتریس ۳×۴ که هر یک از ستون های آن در یک حافظه ROM جداگانه چهار بایتی ذخیره شده است ضرب شود .

الف) مدار ضرب بردار در ماتریس را به گونه ای طراحی نمایید که حداکثر با استفاده از سه عدد ضرب و جمع کننده تمام محاسبات انجام شود.

I/O port for design.





Circuit synthesis code:

We use structral design to get our goal.

```
1 library IEEE;
    use IEEE STD LOGIC 1164 ALL;
 3 USE IEEE STD LOGIC ARITH ALL;
 4 USE IEEE.STD LOGIC UNSIGNED.ALL;
 5
 6
   entity main is
9
          clk:in std logic:
10
          Din:in std logic vector(7 downto 0);
          YA, YB, YC:out std logic vector (17 downto 0)
11
12
          );
13 end main;
14
15 architecture Behavioral of main is
16
    component multiplex_in
17
18 port (
          clk:in std logic;
19
          Din:in std_logic_vector(7 downto 0);
20
21
          A,B,C:out std logic vector(7 downto 0);
          clk a, clk b, clk c:out std logic
22
23
         );
24 end component;
25
26 component Mat Mul
27 port (
          clk : in std logic;
28
          vector in : in std logic vector(7 downto 0);
29
          vector1 : out std_logic_vector(17 downto 0);
          vector2 : out std_logic_vector(17 downto 0);
vector3 : out std_logic_vector(17 downto 0)
31
32
          --dataReady : out std logic
33
34
          );
35 end component;
36
36
37 component Output Block
38 generic( N: integer range 0 to 15:= 10);
39
          Din1, Din2, Din3:in std logic vector (17 downto 0);
40
41
          clk:in std logic;
42
         Dout:out std_logic_vector(17 downto 0)
43
   end component;
44
45
46 signal Cl, C2, C3:std_logic;
   signal ai, bi, ci:std logic vector(7 downto 0); -- matrix data such that a0 to a3 and b0 to b3 and c0 to c3
47
   signal M1, M2, M3, M4, M5, M6, M7, M8, M9:std_logic_vector(17 downto 0); -- Multiplier of Vector(A,B,C) to Mutrix 4 3
48
49
50
51
52 ul:multiplex in port map(clk => clk, Din => Din, A => ai, B => bi, C => ci, clk a => C1, clk b => C2, clk c => C3);
   u2:Mat Mul port map(clk => Cl, vector in => ai, vectorl => M1, vector2 => M2, vector3 => M3);
54
55
   u3:Mat_Mul port map(clk => C2, vector_in => bi, vector1 => M4, vector2 => M5, vector3 => M6);
56
57
58 u4:Mat_Mul port map(clk => C3, vector_in => ci, vector1 => M7, vector2 => M8, vector3 => M9);
59
   u5:Output_Block generic map (N => 10)
60
                     port map(Din1 => M1, Din2 => M2, Din3 => M3, clk => clk, Dout => YA);
61
62
63 u6:Output_Block generic map (N => 11)
                      port map(Din1 => M4, Din2 => M5, Din3 => M6, clk => clk, Dout => YB);
64
65
66 u7:Output_Block generic map (N => 11)
                      port map(Din1 => M7, Din2 => M8, Din3 => M9, clk => clk, Dout => YC);
68
69 end Behavioral;
```

Result of RTL Schematic:





The result and review of the circuit synthesis and extracted elements:

```
HDL Synthesis
Synthesizing Unit <main>.
   Related source file is "C:\xilinix\ise-project\FPGA class\HW5 FPGA\main.vhd".
   Summarv:
       no macro.
Unit <main> synthesized.
Synthesizing Unit <multiplex in>.
   Related source file is "C:\xilinix\ise-project\FPGA class\HW5 FPGA\multiplex in.vhd".
    Found 2-bit register for signal  present_state>.
    Found 8-bit register for signal <B>.
   Found 8-bit register for signal <C>.
    Found 2-bit register for signal <count>.
    Found 1-bit register for signal <clka>.
    Found 1-bit register for signal <clkb>.
    Found 1-bit register for signal <clkc>.
    Found 8-bit register for signal <A>.
    Found finite state machine <FSM_0> for signal  present_state>.
    States
                       | 3
                       | 3
    | Transitions
    | Inputs
                         1 0
                        | 2
   | Implementation
                       LUT
    Found 2-bit adder for signal <count[1]_GND_6_o_add_4_OUT> created at line 48.
    Summary:
        inferred
                   1 Adder/Subtractor(s).
        inferred 29 D-type flip-flop(s).
       inferred | Finite State Machine(s).
    Found 5x4-bit single-port Read Only RAM <Mram ROM3> for signal <ROM3>.
    Found 3-bit register for signal <counter plus>.
    Found 12-bit register for signal <multil>.
    Found 18-bit register for signal <suml>.
    Found 12-bit register for signal <multi2>.
    Found 18-bit register for signal <sum2>.
    Found 12-bit register for signal <multi3>.
    Found 18-bit register for signal <sum3>.
    Found 18-bit register for signal <vectorl>.
    Found 18-bit register for signal <vector2>.
    Found 18-bit register for signal <vector3>.
    Found 3-bit register for signal <counter>.
    Found 3-bit adder for signal <counter[2] GND 8 o add 0 OUT> created at line 43.
    Found 3-bit adder for signal <counter_plus[2]_GND_8_o_add_1_OUT> created at line 44.
    Found 18-bit adder for signal <suml[17] GND 8 o add 4 OUT> created at line 46.
    Found 18-bit adder for signal <sum2[17] GND 8 o add 7 OUT> created at line 49. Found 18-bit adder for signal <sum3[17] GND 8 o add 10 OUT> created at line 52.
    Found 8x4-bit multiplier for signal <vector_in[7]_BUS_0003_MuLt_3_OUT> created at line 45.
    Found 8x4-bit multiplier for signal <vector_in[7]_BUS_0008_MuLt_6_OUT> created at line 48.
    Found 8x4-bit multiplier for signal <vector in[7] BUS 0013 MuLt 9 OUT> created at line 51.
    Summary:
       inferred 3 RAM(s).
       inferred 3 Multiplier(s).
        inferred
                  5 Adder/Subtractor(s).
       inferred 150 D-type flip-flop(s).
       inferred | Multiplexer(s).
Unit <Mat Mul> synthesized.
```

```
HDL Synthesis Report
Macro Statistics
# RAMs
                                                                  : 9
 5x4-bit single-port Read Only RAM
                                                                  : 9
# Multipliers
 8x4-bit multiplier
                                                                  : 9
                                                                  : 19
# Adders/Subtractors
 18-bit adder
                                                                  : 9
 2-bit adder
 3-bit adder
 4-bit adder
                                                                  : 3
                                                                  : 46
# Registers
                                                                  : 3
 1-bit register
 12-bit register
                                                                  : 9
 18-bit register
 2-bit register
                                                                  : 1
                                                                  : 6
 3-bit register
                                                                  : 3
 4-bit register
 8-bit register
                                                                  : 3
# Multiplexers
                                                                  : 18
18-bit 2-to-1 multiplexer
 3-bit 2-to-1 multiplexer
                                                                  : 3
                                                                  : 9
 4-bit 2-to-1 multiplexer
                                                                  : 1
# FSMs
                    Advanced HDL Synthesis
Synthesizing (advanced) Unit <Mat Mul>.
The following registers are absorbed into accumulator <sum2>: 1 register on signal <sum2>.
The following registers are absorbed into accumulator <suml>: 1 register on signal <suml>.
The following registers are absorbed into accumulator <sum3>: 1 register on signal <sum3>.
The following registers are absorbed into counter <counter_plus>: 1 register on signal <counter_plus>.
       Multiplier <Mmult_vector_in[7]_BUS_0008_MuLt_6_0UT> in block <Mat_Mul> and accumulator <sum2> in block <Mat_Mul> are combin
        The following registers are also absorbed by the MAC: <multi2> in block <Mat_Mul>.
       Multiplier <Mmult_vector_in[7]_BUS_0003_MuLt_3_0UT> in block <Mat_Mul> and accumulator <suml> in block <Mat_Mul> are combin
        The following registers are also absorbed by the MAC: <multil> in block <Mat_Mul>.
        Multiplier <Mmult_vector_in[7]_BUS_0013_MuLt_9_0UT> in block <Mat_Mul> and accumulator <sum3> in block <Mat_Mul> are combin
       The following registers are also absorbed by the MAC: <multi3> in block <Mat Mul>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram ROM1> will be implemented on LUTs either because you have described an asynchronous rea
    ______
    | ram_type
                 | Distributed
    I Port A
              t ratio | 5-word x 4-bit | |
| connected to signal <GND> | high |
| connected to signal <counter[2]_GND_8_o_add_0_0UT> |
       aspect ratio | 5-word x 4-bit
         weA
         addrA
                      | connected to signal <GND>
         diA
                      | connected to internal node
                                                        - 1
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ROM2> will be implemented on LUTs either because you have described an asynchronous rea
                  | Distributed
    I ram type
    | Port A
       aspect ratio | 5-word x 4-bit
                weA
         addrA
                      | connected to signal <GND>
        diA
        doA
                     | connected to internal node
                                                       - 1
```

```
| ram_type | Distributed
                                                         1
       aspect ratio | 5-word x 4-bit
       weA | connected to signal <GND> | high |
addrA | connected to signal <counter[2]_GND_8_o_add_0_OUT> |
diA | connected to signal <COUNTS
        diA
                     | connected to signal <GND> | |
| connected to internal node | |
   Unit <Mat_Mul> synthesized (advanced).
Synthesizing (advanced) Unit <multiplex in>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <multiplex in> synthesized (advanced).
______
Advanced HDL Synthesis Report
Macro Statistics
# RAMs
                                                  : 9
5x4-bit single-port distributed Read Only RAM
# MACs
8x4-to-18-bit MAC
# Adders/Subtractors
                                                  : 10
2-bit adder
                                                  : 1
3-bit adder
4-bit adder
# Counters
2-bit up counter
3-bit up counter
                                                  : 3
# Registers
                                                  : 264
Flip-Flops
# Multiplexers
                                                  : 18
18-bit 2-to-1 multiplexer
                                                  : 6
3-bit 2-to-1 multiplexer
4-bit 2-to-1 multiplexer
                                                  : 9
# FSMs
                                                  : 1
Slice Logic Utilization:
Number of Slice Registers: 322 out of 4800
Number of Slice LUTs: 381 out of 2400
                                                                 6%
                                                                 15%
  Number used as Logic:
                                         381 out of 2400
                                                                 15%
Slice Logic Distribution:
Number of LUT Flip Flop pairs used: 408
  Number with an unused Flip Flop: 86 out of 408 21%
Number with an unused LUT: 27 out of 408 6%
  Number of fully used LUT-FF pairs: 295 out of 408 72%
  Number of unique control sets:
                                          13
IO Utilization:
Number of IOs:
                                           63
Number of bonded IOBs:
                                           63 out of 102 61%
Specific Feature Utilization:
Number of BUFG/BUFGCTRLs:
                                           4 out of 16
                                                                 25%
                                           6 out of
Number of DSP48Als:
                                                           8 75%
```

9

Circuit Test Bench code:

```
1 LIBRARY ieee;
2 USE ieee.std_logic_1164.ALL;
3
4 ENTITY TB Main IS
5 END TB_Main;
6
7 ARCHITECTURE behavior OF TB Main IS
8
9
       -- Component Declaration for the Unit Under Test (UUT)
       COMPONENT main
1.0
11
        PORT (
12
            clk : IN std_logic;
            Din : IN std logic vector(7 downto 0);
13
            YA : OUT std_logic_vector(17 downto 0);
14
            YB : OUT std_logic_vector(17 downto 0);
15
            YC : OUT std_logic_vector(17 downto 0)
16
17
           );
       END COMPONENT;
18
       --Inputs
19
       signal clk : std logic := '0';
20
       signal Din : std_logic_vector(7 downto 0) := (others => '0');
21
22
       --Outputs
23
      signal YA: std_logic_vector(17 downto 0);
24
25
      signal YB : std logic vector(17 downto 0);
     signal YC : std logic vector(17 downto 0);
26
27
28 BEGIN
29
       -- Instantiate the Unit Under Test (UUT)
30
31
      uut: main PORT MAP (
32
             clk => clk,
             Din => Din,
33
34
             YA => YA,
35
             YB => YB,
             YC => YC
36
37
           );
38 clk<=not clk after 50 ns;
39 Din<=x"01" after 0 ns ,x"02" after 100 ns ,x"03" after 200 ns ,x"04" after 300 ns ,x"05" after 400 ns ,
40 x"06" after 500 ns ,x"07" after 600 ns ,x"08" after 700 ns ,x"09" after 800 ns ,x"0A" after 900 ns ,
41 x"01" after 1000 ns ,x"02" after 1100 ns ,x"03" after 1200 ns ,x"04" after 1300 ns ,x"05" after 1400 ns ,
42 x"06" after 1500 ns ,x"07" after 1600 ns ,x"08" after 1700 ns ,x"09" after 1800 ns ,x"0A" after 1900 ns ,
43 x"01" after 2000 ns,x"10" after 2100 ns;
44
45 END;
```

Simulation result:

We have three vector and one matrix that every element of vector enters the circuit through the input port with each clock such that (ai, bi, ci).

And the matrix data is stored in ROM.

