



1928

K. N. Toosi University of Technology

1402-1403

Ramin Tavakoli

FPGA

Student Number: 9925063

Dr. Hosseini Nezhad


Homework 3

Department of electrical engineering

*K.N Toosi University of Technology
December 12, 2023

Dual port memory elements:

The recent technology has developed dual port memories. Now it is possible to access the same address locations through two ports. Dual port memories have simplified many problems in designing digital systems. Both ROM and RAM can be of dual port. The block diagram of a true dual port RAM is shown below.



The dual port memories have separate control line for both the ports. The various modes of a typical true dual port RAM are shown below. In the mode 1, writing of data is possible through both the ports but not on the same location. In mode 3, data can be read through both the ports even from the same address location. In mode 2 and 3, one port is busy in writing while another port is reading data.

Table 1: Modes of Dual Port RAM

modes	ena	wea	enb	web	portA	portB
1	1	1	1	1	write	write
2	1	1	1	0	write	read
3	1	0	1	1	read	write
4	1	0	1	0	read	read

Circuit synthesis code:

In the first method, we designed the memory by two processes.

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_arith.all;
4  use ieee.std_logic_unsigned.all;
5
6  entity Dual_Port_Ram is
7  port(
8  din_a, din_b:in std_logic_vector(7 downto 0);
9  dout_a, dout_b: out std_logic_vector(7 downto 0);
10 addr_a, addr_b: in std_logic_vector(7 downto 0);
11 clk_a, clk_b: in std_logic;
12 en_a, en_b: in std_logic;
13 wr_re_a, wr_re_b: in std_logic
14 );
15 end Dual_Port_Ram;
16
17 architecture Behavioral of Dual_Port_Ram is
18 type memory is array(0 to 255)of std_logic_vector(7 downto 0);
19 shared variable RAM: memory;
20 signal douta: std_logic_vector(7 downto 0) := (others => '0');
21 signal doutb: std_logic_vector(7 downto 0) := (others => '0');
22 begin
23 process(clk_a)
24
25 begin
26 if(clk_a' event and clk_a = '1') then
27     if(en_a = '1') then
28         if( wr_re_a = '1') then RAM(conv_integer(addr_a)) := din_a;
29         elsif(wr_re_a = '0') then
30             douta <= RAM(conv_integer(addr_a));
31         end if;
32     end if;
33 end if;
34 end process;
35 dout_a <= douta;
36 process(clk_b)
37
38 begin
39 if(clk_b' event and clk_b = '1') then
40     if(en_b = '1') then
41         if( wr_re_b = '1') then RAM(conv_integer(addr_b)) := din_b;
42         elsif(wr_re_b = '0') then
43             doutb <= RAM(conv_integer(addr_b));
44         end if;
45     end if;
46 end if;
47 end process;
48
49 dout_b <= doutb;
50
51 end Behavioral;

```



Circuit synthesis code:

In the second method, we designed the memory by one processes.

```

6  entity Dual_Port_Ram2 is
7  port(
8    din_a, din_b: in std_logic_vector(7 downto 0);
9    dout_a, dout_b: out std_logic_vector(7 downto 0);
10   addr_a, addr_b: in std_logic_vector(7 downto 0);
11   clk_a, clk_b: in std_logic;
12   en_a, en_b: in std_logic;
13   wr_re_a, wr_re_b: in std_logic
14  );
15  end Dual_Port_Ram2;
16
17  architecture Behavioral of Dual_Port_Ram2 is
18  type memory is array(0 to 255) of std_logic_vector(7 downto 0);
19  signal RAM: memory;
20
21  begin
22  process(clk_a, clk_b)
23
24  begin
25  if(clk_a' event and clk_a = '1') then
26      if(en_a = '1') then
27          if( wr_re_a = '1') then RAM(conv_integer(addr_a)) <= din_a;
28          else
29              dout_a <= RAM(conv_integer(addr_a));
30          end if;
31      end if;
32  end if;
33
34  if(clk_b' event and clk_b = '1') then
35      if(en_b = '1') then
36          if( wr_re_b = '1') then RAM(conv_integer(addr_b)) <= din_b;
37          else
38              dout_b <= RAM(conv_integer(addr_b));
39          end if;
40      end if;
41  end if;
42  end process;

```



The result and review of the circuit synthesis and extracted elements:

```

=====
*                               HDL Synthesis                               *
=====

Synthesizing Unit <Dual_Port_Ram>.
  Related source file is "C:\xilinx\ise-project\FPGA_class\HW3\Dual_Port_Ram.vhd".
  Found 256x8-bit dual-port RAM <Mram_RAM> for signal <RAM>.
  Found 8-bit register for signal <doutb>.
  Found 8-bit register for signal <douta>.
  Summary:
    inferred    1 RAM(s).
    inferred   16 D-type flip-flop(s).
Unit <Dual_Port_Ram> synthesized.

```

HDL Synthesis Report

Macro Statistics

```

# RAMs                                     : 1
  256x8-bit dual-port RAM                 : 1
# Registers                                : 2
  8-bit register                           : 2

```

Advanced HDL Synthesis

Synthesizing (advanced) Unit <Dual_Port_Ram>.

INFO:Xst:3226 - The RAM <Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <

ram_type	Block		
Port A			
aspect ratio	256-word x 8-bit		
mode	no-change		
clkA	connected to signal <clk_a>	rise	
enA	connected to signal <en_a>	high	
weA	connected to signal <wr_re_a>	high	
addrA	connected to signal <addr_a>		
diA	connected to signal <din_a>		
doA	connected to signal <dout_a>		
optimization	speed		
Port B			
aspect ratio	256-word x 8-bit		
mode	no-change		
clkB	connected to signal <clk_b>	rise	
enB	connected to signal <en_b>	high	
weB	connected to signal <wr_re_b>	high	
addrB	connected to signal <addr_b>		
diB	connected to signal <din_b>		
doB	connected to signal <dout_b>		
optimization	speed		

Unit <Dual_Port_Ram> synthesized (advanced).

```
=====
Advanced HDL Synthesis Report
```

```
Macro Statistics
```

```
# RAMs : 1
 256x8-bit dual-port block RAM : 1
=====
```

```
Slice Logic Utilization:
```

```
Slice Logic Distribution:
```

```
Number of LUT Flip Flop pairs used: 0
  Number with an unused Flip Flop: 0 out of 0
  Number with an unused LUT: 0 out of 0
  Number of fully used LUT-FF pairs: 0 out of 0
  Number of unique control sets: 0
```

```
IO Utilization:
```

```
Number of IOs: 54
Number of bonded IOBs: 54 out of 102 52%
```

```
Specific Feature Utilization:
```

```
Number of Block RAM/FIFO: 1 out of 12 8%
  Number using Block RAM only: 1
Number of BUFG/BUFGCTRLs: 2 out of 16 12%
```

$$\text{Number of I/O} = 2 \cdot \text{Din} + 2 \cdot \text{Add} + 2 \cdot \text{Dout} + 2 \cdot \text{En} + 2 \cdot \text{We} + 2 \cdot \text{Clk}$$

$$= 16 + 16 + 16 + 2 + 2 + 2 = 54$$

Note: When we define 2 processes, it is not possible to assign a value to the same signal inside those two processes

The synthesis tool gives an error.

more details:

This description of a dual-clock RAM is wrong. You need to use either:

- **a process with two clocks, or**
- **a shared variable.**

Using one signal and two processes is not correct. It creates multiple drives on a signal. This in turn creates a multiple source problem. While your simulation will work, because of the resolved type `std_logic_vector` in your user defined array type, synthesis will fail.

In addition, to allow inference of BlockRAMs, you need to represent the internal structure of BlockRAMs in your VHDL code. This means you need to add pipeline registers on the address path.

To create true (dual-clock) dual-port RAM, I need to create two clocked processes. This requires me to use a shared variable for the memory itself

Circuit Test Bench code:

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3
4  ENTITY TB_Dual_Port_Ram IS
5  END TB_Dual_Port_Ram;
6
7  ARCHITECTURE behavior OF TB_Dual_Port_Ram IS
8
9      COMPONENT Dual_Port_Ram
10     PORT(
11         din_a : IN  std_logic_vector(7 downto 0);
12         din_b : IN  std_logic_vector(7 downto 0);
13         dout_a : OUT std_logic_vector(7 downto 0);
14         dout_b : OUT std_logic_vector(7 downto 0);
15         addr_a : IN  std_logic_vector(7 downto 0);
16         addr_b : IN  std_logic_vector(7 downto 0);
17         clk_a : IN  std_logic;
18         clk_b : IN  std_logic;
19         en_a : IN  std_logic;
20         en_b : IN  std_logic;
21         wr_re_a : IN  std_logic;
22         wr_re_b : IN  std_logic
23     );
24     END COMPONENT;
25
26     --Inputs
27     signal din_a : std_logic_vector(7 downto 0) := (others => '0');
28     signal din_b : std_logic_vector(7 downto 0) := (others => '0');
29     signal addr_a : std_logic_vector(7 downto 0) := (others => '0');
30     signal addr_b : std_logic_vector(7 downto 0) := X"01";
31     signal clk_a : std_logic := '0';
32     signal clk_b : std_logic := '0';
33     signal en_a : std_logic := '1';
34     signal en_b : std_logic := '1';
35     signal wr_re_a : std_logic := '0';
36     signal wr_re_b : std_logic := '0';
37
38     --Outputs
39     signal dout_a : std_logic_vector(7 downto 0);
40     signal dout_b : std_logic_vector(7 downto 0);
41
42     constant clk_a_period : time := 8 ns;
43     constant clk_b_period : time := 8 ns;
44
45 BEGIN
46
47     -- Instantiate the Unit Under Test (UUT)
48     uut: Dual_Port_Ram PORT MAP (
49         din_a => din_a,
50         din_b => din_b,
51         dout_a => dout_a,
52         dout_b => dout_b,
53         addr_a => addr_a,
54         addr_b => addr_b,
55         clk_a => clk_a,
56         clk_b => clk_b,
57         en_a => en_a,
58         en_b => en_b,
59         wr_re_a => wr_re_a,
60         wr_re_b => wr_re_b
61     );

```

```

62
63     addr_a <= X"01" after 10 ns, X"03" after 20 ns, X"05" after 30 ns, X"07" after 40 ns, X"09" after 50 ns,
64           X"04" after 60 ns, X"09" after 70 ns, X"0A" after 80 ns, X"03" after 90 ns, X"06" after 100 ns ;
65
66     addr_b <= X"02" after 10 ns, X"04" after 20 ns, X"06" after 30 ns, X"08" after 40 ns, X"0A" after 50 ns,
67           X"02" after 60 ns, X"08" after 70 ns, X"01" after 80 ns, X"05" after 90 ns, X"07" after 100 ns ;
68     --en_a <= '1' ;
69     --en_b <= '1' ;
70
71     din_a <= X"0F" after 10 ns, X"09" after 20 ns, X"A6" after 30 ns, X"F7" after 40 ns, X"E9" after 50 ns;
72     din_b <= X"0D" after 10 ns, X"04" after 20 ns, X"A6" after 30 ns, X"D7" after 40 ns, X"FD" after 50 ns ;
73
74     wr_re_a <= '1' after 4 ns , '0' after 60 ns;
75     wr_re_b <= '1' after 4 ns , '0' after 60 ns;
76     |
77     clk_a <= not clk_a after clk_a_period/2;
78     clk_b <= not clk_b after clk_b_period/2;
79 END;


```

The values we wrote in memory addresses X "00" to X "10":

Address	Data
X "00"	0
X "01"	15
X "02"	13
X "03"	9
X "04"	4
X "05"	166
X "06"	166
X "07"	247
X "08"	215
X "09"	233
X "0A"	253


Simulation result:

After writing data in Dual Port memory by using two ports, We read data from those address and we see that our memory works properly through both ports.



۲- یک حافظه با اندازه متغیر به صورت LIFO طراحی کنید .

- یک سیگنال constant در نظر بگیرید که تعیین کننده اندازه حافظه باشد.
- این حافظه باید ۸ بیت ورودی برای تعیین آدرس اولیه در stack داشته باشد.
- زمانی که همه خانه های حافظه دیتا داشته باشند و نتوان داده جدیدی در آن نوشت، باید خروجی full فعال باشد.
- زمانی که همه خانه های حافظه خالی باشند و نتوان داده ای از آن خواند، باید خروجی empty فعال باشد.
- یک ورودی wr_rd در نظر بگیرید که خواندن و یا نوشتن از حافظه را تعیین میکند.
- این حافظه یک ورودی ۸ بیتی برای نوشتن دیتا دارد- .این حافظه یک خروجی ۸ بیتی برای خواندن دیتا دارد .



What is the pointer output?

In order to be able to see the stack pointer in the testbench, we added a pointer output to the circuit to ensure that the memory is working correctly.

Circuit synthesis code:



```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_arith.ALL;
4  use IEEE.STD_LOGIC_unsigned.all;
5
6  entity LIFO is
7
8  generic(
9  SIZE : integer range 0 to 256 := 255
10 );
11
12 port(
13 datain: in std_logic_vector(7 downto 0);
14 dataout: out std_logic_vector(7 downto 0);
15
16 Clk, En, RW: in std_logic;
17 Empty, Full: out std_logic;
18
19 add: in integer range 0 to SIZE;
20 pointer: out integer range 0 to 255
21 );
22 end LIFO;
23
24 architecture Behavioral of LIFO is
25
26 type memory is array(0 to SIZE) of std_logic_vector(7 downto 0);
27 signal lifo: memory;
28
29 signal data: std_logic_vector(7 downto 0);
30 signal temp: integer range 0 to SIZE ;
31 signal E: std_logic := '1';
32 signal F: std_logic := '0';
33
34 begin
35
36 temp <= add + 1;
37
```

```


38 process(clk, En)
39
40 variable SP: integer range 0 to 255 := 1 ;
41
42 begin
43
44 if( En ='1') then
45     if(clk' event and clk = '1') then
46         if( Rw = '1' and F = '0') then
47             lifo(SP) <= datain;
48             SP := SP + 1;
49             pointer <= SP;
50             E <= '0';
51
52             if( SP = temp + 1 ) then F <= '1';
53             end if;
54
55         elsif (Rw = '0' and E = '0') then
56             SP := SP - 1;
57             data <= lifo(SP);
58             pointer <= SP;
59             F <= '0';
60
61             if ( SP = 1 ) then E <= '1';
62             end if;
63         end if;
64     end if;
65 end if;
66
67 end process;
68 Full <= F;
69 Empty <= E;
70 dataout <= data;
71
72 end Behavioral;

```

Result of RTL Schematic:



When we zoom in, we can see mram_lifo like this.



The result and review of the circuit synthesis and extracted elements:

```

=====
*                               HDL Synthesis                               *
=====

Synthesizing Unit <LIFO>.
  Related source file is "C:\xilinx\ise-project\FPGA_class\HW3\LIFO.vhd".
  SIZE = 255
  Found 256x8-bit dual-port RAM <Mram_lifo> for signal <lifo>.
  Found 8-bit register for signal <pointer>.
  Found 1-bit register for signal <E>.
  Found 1-bit register for signal <F>.
  Found 8-bit register for signal <dataout>.
  Found 8-bit register for signal <SP>.
  Found 8-bit adder for signal <temp> created at line 36.
  Found 8-bit adder for signal <SP[7]_GND_5_o_add_2_OUT> created at line 48.
  Found 9-bit adder for signal <n0059> created at line 52.
  Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_6_OUT<7:0>> created at line 56.
  Found 9-bit comparator equal for signal <BUS_0012_GND_5_o_equal_5_o> created at line 52
  Summary:
    inferred    1 RAM(s).
    inferred    4 Adder/Subtractor(s).
    inferred   26 D-type flop(s).
    inferred    1 Comparator(s).
    inferred    2 Multiplexer(s).
Unit <LIFO> synthesized.

```

HDL Synthesis Report

Macro Statistics

# RAMs	: 1
256x8-bit dual-port RAM	: 1
# Adders/Subtractors	: 4
8-bit adder	: 2
8-bit subtractor	: 1
9-bit adder	: 1
# Registers	: 5
1-bit register	: 2
8-bit register	: 3
# Comparators	: 1
9-bit comparator equal	: 1
# Multiplexers	: 2
8-bit 2-to-1 multiplexer	: 2

```

=====
*                               Advanced HDL Synthesis                               *
=====

```

Synthesizing (advanced) Unit <LIFO>.

INFO:Xst:3226 - The RAM <Mram_lifo> will be implemented as a BLOCK RAM, absorbing the followin

ram_type	Block		

Port A			
aspect ratio	256-word x 8-bit		
mode	read-first		
clkA	connected to signal <Clk>	rise	
weA	connected to signal <RW_F_AND_1_o_0>	high	
addrA	connected to signal <SP>		
diA	connected to signal <datain>		

optimization	speed		

Port B			
aspect ratio	256-word x 8-bit		
mode	write-first		
clkB	connected to signal <Clk>	rise	
enB	connected to internal node	low	
addrB	connected to signal <GND_5_o_GND_5_o_sub_6_OUT>		
doB	connected to signal <dataout>		

optimization	speed		

Unit <LIFO> synthesized (advanced).

Advanced HDL Synthesis Report

Macro Statistics

```

# RAMs                                     : 1
  256x8-bit dual-port block RAM           : 1
# Adders/Subtractors                      : 4
  8-bit adder                             : 2
  8-bit subtractor                        : 1
  9-bit adder                             : 1
# Registers                               : 18
  Flip-Flops                             : 18
# Comparators                             : 1
  9-bit comparator equal                  : 1
# Multiplexers                            : 2
  8-bit 2-to-1 multiplexer               : 2

```

Slice Logic Utilization:

Number of Slice Registers:	15	out of	4800	0%
Number of Slice LUTs:	47	out of	2400	1%
Number used as Logic:	47	out of	2400	1%

Slice Logic Distribution:

Number of LUT Flip Flop pairs used:	52			
Number with an unused Flip Flop:	37	out of	52	71%
Number with an unused LUT:	5	out of	52	9%
Number of fully used LUT-FF pairs:	10	out of	52	19%
Number of unique control sets:	3			

IO Utilization:

Number of IOs:	37			
Number of bonded IOBs:	37	out of	102	36%

Specific Feature Utilization:

Number of Block RAM/FIFO:	1	out of	12	8%
Number using Block RAM only:	1			
Number of BUFG/BUFGCTRLs:	1	out of	16	6%

Why did synthesis tool extract Dual Port RAM?


Because we put two 8-bit ports for input, one is address and one is data, and also two 8-bit ports for output, one is data and the other is pointer.

Circuit Test Bench code:

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3  USE ieee.std_logic_arith.ALL;
4  use IEEE.STD_LOGIC_unsigned.all;
5
6  ENTITY TB_LIFO IS
7  END TB_LIFO;
8
9  ARCHITECTURE behavior OF TB_LIFO IS
10
11     -- Component Declaration for the Unit Under Test (UUT)
12     COMPONENT LIFO
13     PORT (
14         datain : IN  std_logic_vector(7 downto 0);
15         dataout : OUT std_logic_vector(7 downto 0);
16         Clk : IN  std_logic; En : IN  std_logic; RW : IN  std_logic;
17         Empty : OUT std_logic; Full : OUT std_logic;
18         pointer: out integer range 0 to 255 ;
19         add : integer range 0 to 255
20     );
21     END COMPONENT;
22
23     --Inputs
24     signal datain : std_logic_vector(7 downto 0) := (others => '0');
25     signal Clk : std_logic := '0';
26     signal En : std_logic := '0';
27     signal RW : std_logic := '0';
28     signal add : integer range 0 to 255 := 0 ;
29
30     --Outputs
31     signal dataout : std_logic_vector(7 downto 0);
32     signal Empty : std_logic;
33     signal Full : std_logic;
34     signal pointer: integer range 0 to 255;
35
36     -- Clock period definitions
37     constant Clk_period : time := 10 ns;
38
39 BEGIN
40
41     -- Instantiate the Unit Under Test (UUT)
42     uut: LIFO PORT MAP (
43         datain => datain,
44         dataout => dataout,
45         Clk => Clk,
46         En => En,
47         RW => RW,
48         Empty => Empty,
49         Full => Full,
50         pointer => pointer,
51         add => add
52     );
53
54     clk <= not clk after CLK_period/2;
55     datain <= X"09" after 10 ns, X"20" after 20 ns, X"0F" after 30 ns, X"F2" after 40 ns,
56     X"4F" after 50 ns, X"7E" after 60 ns ;
57     En <= '1';
58     RW <= '1' after 8 ns, '0' after 70 ns;
59     add <= 5;
60 END;
```

Simulation result:



Stack Pointer	Address	Data
6	X "00"	126
5	X "01"	79
4	X "02"	242
3	X "03"	15
2	X "04"	32
1	X "05"	9