

K. N. Toosi University of Technology

1402-1403

Ramin Tavakoli

FPGA

Student Number: 9925063

Dr. Hosseini Nezhad

Homework 3

Department of electrical engineering

*K.N Toosi University of Technology December 12, 2023


Dual port memory elements:

4

1

0

The recent technology has developed dual port memories. Now it is possible to access the same address locations through two ports. Dual port memories have simplified many problems in designing digital systems. Both ROM and RAM can be of dual port. The block diagram of a true dual port RAM is shown below.



The dual port memories have separate control line for both the ports. The various modes of a typical true dual port RAM are shown below. In the mode 1, writing of data is possible through both the ports but not on the same location. In mode 3, data can be read through both the ports even from the same address location. In mode 2 and 3, one port is busy in writing while another port is reading data.

modes ena wea enb web portA portB 1 1 1 1 1 write write 2 1 1 1 0 write read 3 1 0 1 1 write read

0

read

read

1

Table 1: Modes of Dual Port RAM

Circuit synthesis code:

In the first method, we designed the memory by two processes.


```
1 library IEEE;
  2 use IEEE.STD LOGIC 1164.ALL;
  3 use IEEE.STD LOGIC arith.all;
   4 use ieee.std logic unsigned.all;
   6 entity Dual_Port_Ram is
     port(
  8 din_a, din_b:in std_logic_vector(7 downto 0);
  9 dout a, dout b: out std logic vector (7 downto 0);
  10 addr a, addr b: in std logic vector(7 downto 0);
  11 clk_a, clk_b: in std_logic;
  12 en_a, en_b: in std logic;
  13 wr_re_a, wr_re_b: in std_logic
  14 );
  15 end Dual_Port_Ram;
  16
  17 architecture Behavioral of Dual Port Ram is
  18 type memory is array(0 to 255)of std_logic_vector(7 downto 0);
  19 shared variable RAM: memory;
  20 signal douta: std logic vector(7 downto 0) := (others => '0');
  21 signal doutb: std logic vector(7 downto 0) := (others => '0');
  22 begin
  23 process(clk a)
  24
  25 begin
  26 if(clk a' event and clk a = '1') then
        if(en a = 'l') then
  27
           if( wr re a = 'l') then RAM(conv integer(addr a)) := din a;
  28
           elsif(wr re a = '0') then
  29
           douta <= RAM(conv_integer(addr_a));</pre>
  30
  31
           end if:
  32
        end if;
  33 end if;
  34 end process;
  35 dout a <= douta;
  36 process(clk b)
  37
  38 begin
  39 if(clk b' event and clk b = 'l') then
       if(en b = 'l') then
           if( wr re b = 'l') then RAM(conv integer(addr b)) := din b;
  41
           elsif(wr re b = '0') then
  42
  43
           doutb <= RAM(conv integer(addr b));
  44
  45
        end if:
  46 end if;
  47 end process;
  48
  49 dout b <= doutb;
  50
 51 end Behavioral;
```


Circuit synthesis code:

In the second method, we designed the memory by one processes.

```
6 entity Dual Port Ram2 is
  7 port(
  8 din_a, din_b:in std_logic_vector(7 downto 0);
  9 dout_a, dout_b: out std logic vector(7 downto 0);
 10 addr_a, addr_b: in std_logic_vector(7 downto 0);
 11 clk_a, clk_b: in std_logic;
 12 en a, en b: in std logic;
 13 wr re a, wr re b: in std logic
 14 );
 15 end Dual Port Ram2;
 16
 17 architecture Behavioral of Dual Port Ram2 is
 18 type memory is array(0 to 255)of std logic vector(7 downto 0);
 19 signal RAM: memory;
  20
  21 begin
  22 process(clk a, clk b)
  23
  24 begin
 25 if(clk_a' event and clk_a = 'l') then
 26 if(en_a = '1') then
           if( wr_re_a = '1') then RAM(conv_integer(addr_a)) <= din_a;</pre>
 27
  28
 29
              dout a <= RAM(conv integer(addr a));</pre>
           end if:
 30
        end if;
 31
 32 end if;
 33
  34 if(clk b' event and clk b = 'l') then
       if (en b = 'l') then
  35
           if( wr re b = 'l') then RAM(conv integer(addr b))<= din b;</pre>
  36
              dout b <= RAM(conv integer(addr b));
  38
 39
           end if:
        end if;
  40
 41 end if;
42 end process;
```

Result of RTL Schematic:





The result and review of the circuit synthesis and extracted elements:

```
HDL Synthesis
______
Synthesizing Unit <Dual Port Ram>.
   Related source file is "C:\xilinix\ise-project\FPGA_class\HW3\Dual_Port_Ram.vhd".
   Found 256x8-bit dual-port RAM <Mram RAM> for signal <RAM>.
   Found 8-bit register for signal <doutb>.
   Found 8-bit register for signal <douta>.
   Summary:
      inferred 1 RAM(s).
      inferred 16 D-type flip-flop(s).
Unit <Dual Port Ram> synthesized.
 ______
HDL Synthesis Report
Macro Statistics
# RAMs
                                           : 1
256x8-bit dual-port RAM
                                           : 1
                                           : 2
# Registers
                                           : 2
8-bit register
_____
               Advanced HDL Synthesis
Synthesizing (advanced) Unit < Dual Port Ram>.
______
           | Block
   | ram type
      aspect ratio | 256-word x 8-bit
               I no-change
               weA
              | connected to signal <addr a>
      addrA
      diA
               | connected to signal <din a>
      doA
               | connected to signal <dout a>
   | optimization
               speed
   _____
   | Port B
      aspect ratio | 256-word x 8-bit
      mode | no-change
clkB | connected to signal <clk_b>
      clkB
enB | connected to signal <wr_re_.

weB | connected to signal <wr_re_.

addrB | connected to signal <ddr_b>
| connected to signal <dout_b>
| connected to signal <dout_b>
              | connected to signal <wr re b>
   ______
   | optimization
               | speed
Unit <Dual Port Ram> synthesized (advanced).
```

Advanced HDL Synthesis Report

Macro Statistics

RAMs : 1 256x8-bit dual-port block RAM : 1

Slice Logic Utilization:					
Slice Logic Distribution:					
Number of LUT Flip Flop pairs used:	0				
Number with an unused Flip Flop:	0	out	of	0	
Number with an unused LUT:	0	out	of	0	
Number of fully used LUT-FF pairs:	0	out	of	0	
Number of unique control sets:	0				
IO Utilization:					
Number of IOs:	54				
Number of bonded IOBs:	54	out	of	102	52%
Specific Feature Utilization:					
Number of Block RAM/FIFO:	1	out	of	12	8%
Number using Block RAM only:	1				
Number of BUFG/BUFGCTRLs:	2	out	of	16	12%

Note: When we define 2 processes, it is not possible to assign a value to the same signal inside those two processes

The synthesis tool gives an error.

more details:

This description of a dual-clock RAM is wrong. You need to use either:

- a process with two clocks, or
- a shared variable.

Using one signal and two processes is not correct. It creates multiple drives on a signal. This in turn creates a multiple source problem. While your simulation will work, because of the resolved type std_logic_vector in your user defined array type, synthesis will fail.

In addition, to allow inference of BlockRAMs, you need to represent the internal structure of BlockRAMs in you VHDL code. This means you need to add pipeline registers on the address path.

To create true (dual-clock) dual-port RAM, I need to create two clocked processes. This requires me to use a shared variable for the memory itself

Circuit Test Bench code:

```
1 LIBRARY ieee;
    USE ieee.std logic 1164.ALL;
    ENTITY TB_Dual_Port_Ram IS
 4
    END TB Dual Port Ram;
 5
 7
    ARCHITECTURE behavior OF TB_Dual_Port_Ram IS
 8
9
        COMPONENT Dual_Port_Ram
10
        PORT (
11
             din a : IN std logic vector(7 downto 0);
12
             din_b : IN std_logic_vector(7 downto 0);
             dout_a : OUT std_logic_vector(7 downto 0);
13
             dout_b : OUT std_logic_vector(7 downto 0);
14
             addr_a : IN std logic vector (7 downto 0);
15
             addr_b : IN std_logic_vector(7 downto 0);
16
             clk_a : IN std_logic;
17
            clk_b : IN std_logic;
18
19
            en a : IN std logic;
            en_b : IN std_logic;
20
             wr re a : IN std logic;
21
             wr re b : IN std logic
22
23
            );
        END COMPONENT;
24
25
       --Inputs
26
      signal din a : std logic vector(7 downto 0) := (others => '0');
27
      signal din b : std logic vector(7 downto 0) := (others => '0');
28
       signal addr a : std logic vector(7 downto 0) := (others => '0');
29
      signal addr b : std logic vector(7 downto 0) := X"01";
30
       signal clk_a : std_logic := '0';
31
       signal clk b : std logic := '0';
32
33
       signal en_a : std_logic := 'l';
34
      signal en_b : std_logic := '1';
      signal wr_re_a : std_logic := '0';
35
      signal wr_re_b : std_logic := '0';
36
37
38
     --Outputs
      signal dout a : std_logic_vector(7 downto 0);
39
     signal dout b : std logic vector(7 downto 0);
40
41
     constant clk_a period : time := 8 ns;
42
43
     constant clk_b_period : time := 8 ns;
44
45 BEGIN
46
47
       -- Instantiate the Unit Under Test (UUT)
48
      uut: Dual Port Ram PORT MAP (
             din_a => din_a,
49
             din_b => din_b,
50
             dout a => dout a,
51
             dout_b => dout_b,
52
             addr_a => addr_a,
53
             addr b => addr b,
54
55
             clk a => clk a,
56
             clk b => clk b,
57
             en a => en a,
             en b => en b,
58
             wr re a => wr re a,
59
              wr re b => wr re b
60
            );
61
```


```
62
         addr_a <= X"01" after 10 ns, X"03" after 20 ns, X"05" after 30 ns, X"07" after 40 ns, X"09" after 50 ns,
63
                  X"04" after 60 ns, X"09" after 70 ns, X"0A" after 80 ns, X"03" after 90 ns, X"06" after 100 ns;
64
65
         addr_b <= X"02" after 10 ns, X"04" after 20 ns, X"06" after 30 ns, X"08" after 40 ns, X"0A" after 50 ns,
66
                  X"02" after 60 ns, X"08" after 70 ns, X"01" after 80 ns, X"05" after 90 ns, X"07" after 100 ns;
67
68
         --en a <= '1' ;
         --en b <= '1' ;
69
70
         din_a <= X"0F" after 10 ns, X"09" after 20 ns, X"A6" after 30 ns, X"F7" after 40 ns, X"E9" after 50 ns;
71
72
         din_b <= X"0D" after 10 ns, X"04" after 20 ns, X"A6" after 30 ns, X"D7" after 40 ns, X"FD" after 50 ns;
73
         wr_re_a <= '1' after 4 ns , '0' after 60 ns;
74
         wr_re_b <= '1' after 4 ns , '0' after 60 ns;
75
76
77
         clk_a <= not clk_a after clk_a_period/2;
        clk_b <= not clk_b after clk_b period/2;
78
79 END;
```

The values we wrote in memory addresses X "00" to X "10":

Address	Data
X "00"	0
X "01"	15
X "02"	13
X "03"	9
X "04"	4
X "05"	166
X "06"	166
X "07"	247
X "08"	215
X "09"	233
X "0A"	253


Simulation result:

After writing data in Dual Port memery by using two ports, We read data from those address and we see that our memory works properly through both ports.



۲- یک حافظه با اندازه متغیر به صورت LIFO طراحی کنید .

- یک سیگنال constant در نظر بگیرید که تعیین کننده اندازه حافظه باشد.
- این حافظه باید ۸ بیت ورودی برای تعیین آدرس اولیه در stack داشته باشد.
- زمانی که همه خانه های حافظه دیتا داشته باشند و نتوان داده جدیدی در آن نوشت، باید خروجی full فعال باشد.
 - زمانی که همه خانه های حافظه خالی باشند و نتوان داده ای از آن خواند، باید خروجی empty فعال باشد.
 - یک ورودی wr_rd در نظر بگیرید که خواندن و یا نوشتن از حافظه را تعیین میکند.
 - این حافظه یک ورودی ۸ بیتی برای نوشتن دیتا دارد- .این حافظه یک خروجی ۸ بیتی برای خواندن دیتا دارد .



What is the pointer output?


In order to be able to see the stack pointer in the testbench, we added a pointer output to the circuit to ensure that the memory is working correctly.


Circuit synthesis code:

```
1 library IEEE;
 2 use IEEE.STD LOGIC 1164.ALL;
 3 use IEEE.STD LOGIC arith.ALL;
 4 use IEEE.STD LOGIC unsigned.all;
 5
   entity LIFO is
 6
 8 generic(
9 SIZE: integer range 0 to 256:= 255
10 );
11
12 port (
13 datain: in std logic vector(7 downto 0);
14 dataout: out std_logic_vector(7 downto 0);
16 Clk, En, RW: in std_logic;
17 Empty, Full: out std_logic;
18
19 add: in integer range 0 to SIZE;
20 pointer: out integer range 0 to 255
21 );
22 end LIFO;
23
24 architecture Behavioral of LIFO is
25
26 type memory is array(0 to SIZE) of std logic vector(7 downto 0);
27 signal lifo: memory;
28
29 signal data: std_logic_vector(7 downto 0);
30 signal temp: integer range 0 to SIZE;
31 signal E: std logic := '1';
32 signal F: std logic := '0';
33
34 begin
35
36 temp <= add + 1;
37
```


```
38 process(clk, En)
 39
 40 variable SP: integer range 0 to 255 := 1;
 41
 42 begin
 43
 44 if( En ='1') then
       if(clk' event and clk = 'l') then
  45
 46
           if ( Rw = 'l' and F = '0') then
 47
              lifo(SP) <= datain;
 48
              SP := SP + 1;
 49
              pointer <= SP;
 50
              E <= '0';
 51
              if( SP = temp + 1 ) then F <= '1';</pre>
 52
 53
              end if:
 54
          elsif (Rw = '0' and E = '0') then
 55
              SP := SP - 1;
 56
 57
              data <= lifo(SP);
              pointer <= SP;
 58
              F <= '0';
 59
  60
 61
              if (SP = 1 ) then E <= '1';
 62
              end if:
           end if:
 63
        end if:
 64
 65 end if;
 66
 67 end process;
  68 Full <= F;
  69 Empty <= E;
 70 dataout <= data;
 71
 72 end Behavioral;
```

Result of RTL Schematic:





When we zoom in, we can see mram_lifo like this.



The result and review of the circuit synthesis and extracted elements:

```
______
                      HDL Synthesis
______
Synthesizing Unit <LIFO>.
   Related source file is "C:\xilinix\ise-project\FPGA_class\HW3\LIFO.vhd".
      SIZE = 255
   Found 256x8-bit dual-port RAM <Mram lifo> for signal <lifo>.
   Found 8-bit register for signal <pointer>.
   Found 1-bit register for signal <E>.
   Found 1-bit register for signal <F>.
   Found 8-bit register for signal <dataout>.
  Found 8-bit register for signal <SP>.
   Found 8-bit adder for signal <temp> created at line 36.
   Found 8-bit adder for signal <SP[7] GND 5 o add 2 OUT> created at line 48.
   Found 9-bit adder for signal < n0059> created at line 52.
   Found 8-bit subtractor for signal <GND 5 o GND 5 o sub 6 OUT<7:0>> created at line 56.
   Found 9-bit comparator equal for signal <BUS 0012 GND 5 o equal 5 o> created at line 52
   Summary:
      inferred 1 RAM(s).
      inferred 4 Adder/Subtractor(s).
      inferred 26 D-type flip-flop(s).
      inferred 1 Comparator(s).
      inferred 2 Multiplexer(s).
Unit <LIFO> synthesized.
HDL Synthesis Report
Macro Statistics
# RAMs
                                                   : 1
256x8-bit dual-port RAM
# Adders/Subtractors
                                                   : 4
 8-bit adder
8-bit subtractor
9-bit adder
                                                   : 1
# Registers
 1-bit register
8-bit register
                                                   : 3
# Comparators
                                                   : 1
9-bit comparator equal
# Multiplexers
                                                   : 2
8-bit 2-to-1 multiplexer
______
```

	Advanced HDL Synthesis		*	
	Advanced NDL Synchesis		 ==	
nthesizing (advanced)	Unit <lifo>.</lifo>			
FO:Xst:3226 - The RAM	<pre><mram_lifo> will be implemented as a BL</mram_lifo></pre>	OCK RAM,	absorbing the	follo
	L B11-			
ram_type	Block	l 		
Port A			1	
· ·	256-word x 8-bit	I	i	
mode	read-first	i	i	
clkA	connected to signal <clk></clk>	rise	İ	
weA	connected to signal <rw 0="" 1="" and="" f="" o=""></rw>	high		
addrA	connected to signal <sp></sp>	I	1	
diA	connected to signal <datain></datain>	I	1	
optimization	speed	I	1	
Port B			 I	
aspect ratio	256-word x 8-bit	I	İ	
mode	write-first	I	I	
clkB	connected to signal <clk></clk>	rise	I	
enB	connected to internal node	low	I	
addrB	connected to signal <gnd 5="" gnd="" o="" o<="" td=""><td>sub 6 OU</td><td>JT> </td><td>1</td></gnd>	sub 6 OU	JT>	1
doB	connected to signal <dataout></dataout>	ī	T	
optimization	speed	 I	 	
it <lifo> synthesized</lifo>	(advanced)			

```
Advanced HDL Synthesis Report
Macro Statistics
# RAMs
                                                       : 1
256x8-bit dual-port block RAM
                                                       : 1
# Adders/Subtractors
8-bit adder
                                                       : 2
8-bit subtractor
                                                       : 1
9-bit adder
                                                       : 1
# Registers
                                                       : 18
Flip-Flops
                                                       : 18
                                                       : 1
# Comparators
9-bit comparator equal
                                                       : 1
# Multiplexers
                                                       : 2
                                                       : 2
8-bit 2-to-1 multiplexer
```

15	out of	4800	0%
47	out of	2400	1%
47	out of	2400	1%
52			
37	out of	52	71%
5	out of	52	9%
10	out of	52	19%
3			
37			
37	out of	102	36%
1	out of	12	88
1			
1	out of	16	6%
	47 47 47 52 37 5 10 3 37 37	47 out of 47 out of 52 37 out of 5 out of 10 out of 3 37 37 out of	47 out of 2400 52 37 out of 52 5 out of 52 10 out of 52 3 37 37 out of 102


Why did synthesis tool extract Dual Port RAM?

Because we put two 8-bit ports for input, one is address and one is data, and also two 8-bit ports for output, one is data and the other is pointer.

Circuit Test Bench code:

```
1 LIBRARY ieee;
     USE ieee.std logic 1164.ALL;
     USE ieee.std_logic_arith.ALL;
  3
  4 use IEEE.STD LOGIC unsigned.all;
  5
  6 ENTITY TB LIFO IS
  7 END TB LIFO;
  8
  9 ARCHITECTURE behavior OF TB LIFO IS
 10
         -- Component Declaration for the Unit Under Test (UUT)
 11
         COMPONENT LIFO
 12
         PORT (
 13
              datain : IN std_logic_vector(7 downto 0);
 14
              dataout : OUT std logic vector(7 downto 0);
 15
              Clk : IN std logic; En : IN std logic; RW : IN std logic;
 16
              Empty: OUT std logic; Full: OUT std logic;
 17
              pointer: out integer range 0 to 255;
 18
              add: integer range 0 to 255
 19
 20
             ):
        END COMPONENT;
 21
 22
 23
        --Inputs
       signal datain : std logic vector(7 downto 0) := (others => '0');
 24
       signal Clk : std logic := '0';
 25
       signal En : std logic := '0';
 26
       signal RW : std logic := '0';
 27
        signal add: integer range 0 to 255 := 0;
 28
 29
 30
        --Outputs
        signal dataout : std logic vector(7 downto 0);
 31
 32
        signal Empty : std logic;
 33
       signal Full : std logic;
 34
        signal pointer: integer range 0 to 255;
 35
 36
        -- Clock period definitions
       constant Clk period : time := 10 ns;
37
38
39 BEGIN
40
       -- Instantiate the Unit Under Test (UUT)
41
      uut: LIFO PORT MAP (
42
              datain => datain,
43
              dataout => dataout,
44
              Clk => Clk,
45
              En => En,
46
              RW => RW,
47
              Empty => Empty,
48
              Full => Full,
49
              pointer => pointer,
50
              add => add
51
52
            );
53
     clk <= not clk after CLK period/2;
54
      datain <= X"09" after 10 ns, X"20" after 20 ns, X"0F" after 30 ns, X"F2" after 40 ns,
55
      X"4F" after 50 ns, X"7E" after 60 ns;
56
      En <= '1';
57
     RW <= '1' after 8 ns, '0' after 70 ns;
58
     add <= 5;
59
60 END;
```

Simulation result:



Stack Pointer	Address	Data
6	X "00"	126
5	X "01"	79
4	X "02"	242
3	X "03"	15
2	X "04"	32
1	X "05"	9