

# **Project 1**

## **NAND Gate Project**

**Name:** Rami Omer  
**Student #:** 215855620  
**Course:** EECS4612  
**Date:** Jan 26<sup>th</sup>, 2025

## Objective


The goal of this project was to design a 2-input NAND gate in **Cadence Virtuoso**, ensuring equal rise and fall times (both under **0.5 ns**) at the output, create the corresponding layout, and verify functionality through DRC and LVS checks.

## Work Summary:


### 1. Schematic Design:

- A schematic of the 2-input NAND gate was created using the Virtuoso Schematic Editor.
- A 150 fF load capacitor was connected at the output to simulate realistic load conditions.
- Transistor sizes (W/L) were optimized to achieve rise and fall times of 458.592 ps and 454.85 ps, respectively, ensuring compliance with the design specifications.
- The following is pictures of the schematic and symbol designs:

### Schematic Design:




### Symbol Design:



## 2. Layout Design:

- The layout of the NAND gate was created in Virtuoso Layout Editor, adhering to the provided design rules.
- Efficient use of layout area and clean routing practices were followed.
- Below is a picture of the layout design:


### Layout Desing:




### 3. Verification:

- The design successfully passed the Design Rule Check (DRC), confirming adherence to layout constraints.
- The design also passed the Layout vs. Schematic (LVS) verification, ensuring that the layout matched the schematic.
- The following is a list of pictures showing the results of the DRC and LVS tests:

#### DRC Result:



#### LVS Result:



## Run: "NAND\_schematic"



Run: "NAND\_schematic" from  
/eecs/home/romer94/EECS4612/

Schematic and Layout Match.  
You currently have an open run (project).

Do you want to close current project and view the results of new run?

Summary of LVS Issues

Extraction Information:



0 cells have 0 mal-formed device problems  
0 cells have 0 label short problems  
0 cells have 0 label open problems

Comparison Information:

0 cells have 0 Net mismatches  
0 cells have 0 Device mismatches  
0 cells have 0 Pin mismatches  
0 cells have 0 Parameter mismatches

ELW Information:

Total DRC violations: 0

**Yes**


No

Help

## Results

- The NAND gate meets the requirements of the project, with equal rise and fall times less than 0.5 ns.
- Both DRC and LVS checks were successful, as shown in the screenshots attached earlier.
- Below are screenshots of the plot showing the output of the NAND gate vs the input Vin\_A and Vin\_B and another screenshot showing the rise time and fall time calculated in the ADE window:

**Vout vs Vin\_A and Vin\_B Plot:**



The output waveform confirms the truth table of a NAND gate.

A	B	NAND
0	0	1
0	1	1
1	0	1
1	1	0

### Rise Time and Fall Time Claculated:

ADE L (1) - NAND\_Project1 NAND\_testbench schematic

Launch Session Setup Analyses Variables Outputs Simulation Results Tools Help

Design Variables

Name	Value
------	-------

Analyses

Type	Enable	Arguments
1 tran	<input checked="" type="checkbox"/>	0 20n

Outputs

Name/Signal/Expr	Value	Plot	Save	Save Optio
1 v /Vout; tran (V)	wave	<input checked="" type="checkbox"/>	<input type="checkbox"/>	
2 v /Vin_A; tran (V)	wave	<input checked="" type="checkbox"/>	<input type="checkbox"/>	
3 v /Vin_B; tran (V)	wave	<input checked="" type="checkbox"/>	<input type="checkbox"/>	
4 RiseTime	458.592p	<input checked="" type="checkbox"/>	<input type="checkbox"/>	
5 FallTime	454.85p	<input checked="" type="checkbox"/>	<input type="checkbox"/>	

Plot after simulation: Auto Plotting mode: Replace

4(5) Netlist and Run Status: Ready T=27 C Simulator: spectre aps State: spectre\_state1

The rise time and the fall time are equal (0.45 ns) and they are both below 0.5ns.