# Compute Bound CPU Matrix Multiplication

## Rami Pellumbi\*

## December 15, 2023

## Contents

1	Introduction	2
2	CPU Specifications	2
3	The Problem3.1 Compute-Bound Nature of Matrix Multiplication3.2 Memory Access Patterns and Their Impact3.3 The Challenge of Optimizing for Larger Matrices	3 3 4
4	Approach 1: Keep it Serial 4.1 The Naive Algorithm	4 4 5 6 8
5	Approach 2: Leveraging Multithreading 5.1 OpenMP	8 8 9 11
6	Approach 3: Better Blocking and AVX Instructions 6.1 A new Way of Blocking	12 13 13 14 16
7	Conclusion	16
8	Appendix A1: Project Organization	18
9	Appendix A2: Code Explanation, Compilation, and Execution 9.1 Automated Building and Execution	19 19 19
10	Appendix A3: AVX Kernel	20

<sup>\*</sup>M.S., Statistics & Data Science

#### 1 Introduction

Inspired by a YouTube video 'Adding Nested Loops Makes this Algorithm 120x FASTER', this project aims to implement a highly optimized matrix multiplication algorithm on CPUs. The video demonstrates how the performance of a naive matrix multiplication algorithm can be improved by simply reordering the loops and implementing a blocking strategy. The video also highlights the importance of memory access patterns in matrix multiplication.

Matrix multiplication is a cornerstone operation in numerous computational fields, ranging from scientific computing to machine learning. At its core, the operation involves the element-wise multiplication and summation of elements across two matrices to produce a third matrix. The theoretical simplicity of this operation belies its computational complexity, particularly when dealing with large matrices. Matrix multiplication scales with the size of the input matrices, often resulting in a significant computational challenge for even modern day processors. This challenge is accentuated by the fact that CPUs, with their limited number of cores and sequential processing capabilities, are often outperformed by GPUs in parallelizable tasks like matrix multiplication. However, understanding and optimizing matrix multiplication on CPUs is crucial, as CPUs are more universally accessible and are often the primary computing resource available in many environments.

The difficulty in optimizing matrix multiplication on CPUs stems from several factors. First, the computational intensity: as the size of the matrices increases, the number of calculations grows cubically, leading to a steep increase in the required computational resources. Second, memory access patterns play a critical role: as the size of the matrices increase, the total memory accesses increase quadratically. Efficient matrix multiplication algorithms must minimize cache misses and effectively utilize the CPU cache hierarchy. This is challenging due to the non-contiguous memory access patterns inherent in naive matrix multiplication.

The current state of the art in matrix multiplication optimization are built on top of Basic Linear Algebra Subprograms (BLAS). The magic of BLAS lies in its ability to significantly optimize these computationally intensive operations. These routines are meticulously engineered to exploit the underlying architecture of CPUs to their fullest, leveraging techniques such as loop unrolling, blocking for cache, and efficient use of SIMD instructions. These optimizations allow BLAS to achieve performance levels that are often an order of magnitude faster than naive implementations. This project started as 'investigate this videos claims' and ended with the goal of matching the performance of Intel's Math Kernel Library (MKL) implementation of dgemm: a highly optimized matrix multiplication routine for double precision matrices.

## 2 CPU Specifications

The Intel Xeon(R) Platinum 8268 CPU in the Cascade Lake family is used for profiling. The processor has 24 cores, each with 2 threads, for a total of 48 threads and operates at 3.5GHz. With 512-bit floating-point vector registers and two floating-point functional units, each capable of Fused Multiply-Add (FMA), a Cascade Lake core can deliver 32 double-precision floating-point operations per cycle. This brings the theoretical peak performance of the CPU (with no virtual threads enabled) to

$$3.5 \text{ GHz} * 24 \text{ cores} * 32 \frac{\text{FLOPs}}{\text{core}} = 2688 \text{ GFLOPs}.$$

For a single core of the CPU, this is of course

$$3.5 \text{ GHz} * 32 \frac{\text{FLOPs}}{\text{core}} = 112 \text{ GFLOPs}.$$

#### Cache Specifications

L1 Each of the 24 cores has a 32K L1d cache. It is 8-way set associative, utilizes a write-back policy, and is dedicated to data storage. The cache line size is 64 bytes. Moreover, each core has a 32K L1i cache. It

<sup>&</sup>lt;sup>1</sup>https://www.nas.nasa.gov/hecc/support/kb/cascade-lake-processors\_579.html

is 8-way set associative, utilizes a write-back policy, and is dedicated to instruction storage. The cache line size is 64 bytes.

- **L2** Each of the 24 cores has a 1024K L2 cache. It is 16-way set associative, utilizes a write-back policy, and handles both instructions and data.
- L3 There is a single 36608K L3 cache shared across all cores. It is 11-way set associative, utilizes a write-back policy, and handles both instructions and data.

#### **Memory Details**

The processor has a maximum theoretical memory bandwidth of 131.13 GiB/s. Each double takes up 8 bytes of memory. This means that the CPU memory bandwidth is

$$140.8 \text{GB/s} \cdot \frac{\text{double}}{8 \text{B}} = 17.6 \text{ GFlops/s}$$

per socket.

#### 3 The Problem

Matrix multiplication inherently becomes compute-bound and delves into the nuances of compute and memory access that escalate as matrix sizes scale.

#### 3.1 Compute-Bound Nature of Matrix Multiplication

The essence of a compute-bound task lies in its primary limitation being the processing power of the CPU rather than I/O or memory speeds. As illustrated in the Section 2, the theoretical peak performance of the CPU is 2688 GFLOPs. However, the theoretical peak memory bandwidth is only 17.6 GFlops/s; 152x slower. Thus, any task that requires more than 152 CPU cycles per memory access (in a 24 core program) will be compute bound (and any task requiring less than 152 CPU cycles per memory access is memory bound).<sup>2</sup>

Matrix multiplication, especially for large matrices, is intensely compute-intensive. The standard algorithm for matrix multiplication involves three nested loops, iterating over the rows and columns of the input matrices. For two matrices of size  $N \times N$ , this results in a computational complexity of  $O(N^3)$ . Each element in the resultant matrix is computed by taking the dot product of a row from the first matrix and a column from the second, involving N multiplications and N-1 additions. As N increases, the number of arithmetic operations grows cubically, making the task increasingly compute-bound.

#### 3.2 Memory Access Patterns and Their Impact

Apart from the computational intensity, memory access patterns significantly influence the performance of matrix multiplication algorithms. As matrix sizes grow, the memory footprint of these matrices also expands, often surpassing the size of the CPU caches, e.g., multiplying  $2 N \times N$  double precision matrices requires

$$3*N*N*8$$
 bytes,

which exceeds the size of the L3 cache at just N = 1250. This mismatch leads to frequent cache misses and the necessity to fetch data from the slower main memory, introducing latency.

The non-contiguous memory access patterns in matrix multiplication exacerbate this issue. Accessing elements row-wise in one matrix and column-wise in another leads to strided accesses, which are inefficient for cache utilization. In large matrices, these strided accesses mean that the processor cannot effectively prefetch data, leading to increased cache misses and memory latency.

<sup>&</sup>lt;sup>2</sup>For the single core case, this reduces to about 6 CPU cycles per memory access.

#### 3.3 The Challenge of Optimizing for Larger Matrices

Optimizing matrix multiplication for larger matrices thus becomes a dual challenge: managing the cubic growth in computational requirements and minimizing memory latency due to inefficient access patterns. Effective optimization requires a nuanced understanding of both the computational architecture and the memory hierarchy of CPUs. Techniques like loop reordering, tiling, or blocking, which aim to maximize data locality and cache utilization, become critical. However, these techniques must be meticulously tailored to the specific architecture, as the optimal configuration can vary significantly based on factors like cache size, cache line size, and the number of cores.

### 4 Approach 1: Keep it Serial

The first batch of programs focused on optimizing a serial matrix multiplication algorithm. First, the naive algorithm was implemented. Then, the loops were reordered to improve cache performance. Finally, a blocking strategy was implemented to further improve cache performance. All algorithms were written to compute  $C = A \times B$ , where A is an  $N \times P$  matrix and B is a  $P \times M$  matrix. The resultant matrix C is of course  $N \times M$ . All matrix multiplies were compared against the BLAS implementation of matrix multiplication (dgemm) for correctness. Unless otherwise stated, matrices are stored in row-major order.

#### 4.1 The Naive Algorithm

The naive algorithm is the most straightforward implementation of matrix multiplication. It uses the standard ijk access pattern and is implemented as follows:

This is terribly inefficient for a few reasons:

- 1. The innermost loop performs 2 loads and 1 store.
- 2. B is accessed column-wise (k\*M+j). This access pattern is inefficient in a row-major storage system since elements are not contiguous in memory. This leads to a compulsory miss rate of 1.<sup>3</sup>
- 3. There is poor temporal locality only somewhat utilized in accessing elements of A and C, as the same elements of these matrices are accessed multiple times within the inner loops. Each has a compulsory miss rate of 0.125.

The code is so ill performing that only select matrix sizes were evaluated. The results are shown in Table 1. The results are in seconds and are the average of 3 runs. The MKL libraries dgemm implementation is included for comparison.

 $<sup>^3</sup>$ A compulsory miss refers to the cache miss that occurs when the first access to a block is not in the cache. The cache line size is 64 bytes. Thus, for access to a consecutive doubles (8 bytes), the compulsory miss rate is 8/64 = 0.125 (in ideal conditions).

Table 1: ijk Access Pattern Mean Performance (s)

N	Р	M	Mean Time	Mean Blas Time
1024	1024	1024	1.691	0.053
2048	2048	2048	16.157	0.274

The Intel MKL dgemm implementation is 32x faster than the naive implementation for N = 1024 and 59x faster for N = 2048. The naive implementation is clearly not scalable.

#### 4.2 Loop Reordering

The next step was to attempt to remedy the access pattern inefficiencies by reordering the loops. The kij access pattern was chosen. This pattern is implemented as follows:

```
for (int k = 0; k < P; k++)
{
    for (int i = 0; i < N; i++)
    {
        int iA = i * P + k; // get row i column k of A for reuse
        double r = A[iA];
        for (int j = 0; j < M; j++)
        {
            int iB = k * M + j; // row k column j of B
            int iC = i * M + j; // row i column j of c
            C[iC] += r * B[iB];
        }
    }
}</pre>
```

The kij access pattern offers significant improvements over the ijk pattern for matrix multiplication, primarily due to its more efficient use of the CPU cache. The outermost loop iterates over the k-dimension (columns of A), followed by the i (rows of A) and j (columns of B) dimensions. This restructuring has significant implications for memory access patterns.

- 1. The compulsory miss rate of A is reduced to zero (as opposed to 0.125 in the ijk pattern).
- 2. The compulsory miss rate of B is reduced to 0.125 (as opposed to 1 in the ijk pattern).
- 3. The compulsory miss rate of C remains at 0.125 (as opposed to 0.125 in the ijk pattern).

The results are shown in Table 2. The results are in seconds and are the average of 3 runs. The MKL libraries dgemm implementation is included for comparison.

Table 2: kij Access Pattern Mean Performance (s)

N	Р	Μ	Mean Time	Mean Blas Time
1024	1024	1024	0.356	0.053
1024	1024	8192	5.230	0.297
8192	1024	8192	46.062	2.042
8192	8192	1024	39.845	1.949
8192	8192	8192	370.106	15.499

We see that for the one overlapping matrix size (N = P = M = 1024), the kij access pattern is  $4.75 \times$  faster than the ijk access pattern. The Intel MKL dgemm implementation still far outperforms the kij access pattern, but the gap has narrowed significantly.

It is time to take a step back and consider CPU utilization. Figure 1 shows the performance in terms of GFLOPs/s for the kij access pattern juxtaposed to the Intel MKL dgemm implementation.




Figure 1: Performance of kij Access Pattern vs. Intel MKL dgemm Implementation in GFLOPs/s

It is immediately evident that the kij access pattern is not utilizing the CPU to its fullest. Indeed, what should be a compute bound task is memory bound. We need to dig deeper.

#### 4.3 Tiled Matrix Multiplication

This brings us to the video, which introduces tiling as a strategy to improve cache performance. This technique involves subdividing the input matrices into smaller blocks or sub-matrices, which are then processed individually. The key advantage of matrix tiling lies in its ability to significantly reduce cache misses by ensuring that the working set of data — the subset of the matrices actively being used in computations — fits into the faster, but smaller, levels of the CPU cache. By processing these smaller blocks, the algorithm can keep a block of each matrix in the cache for the duration of the computation of a sub-matrix of the result, thereby minimizing the costly memory accesses to the slower main memory.

This is particularly effective for large matrices where the entire matrix cannot be stored in the cache at once. Tiling optimizes the memory hierarchy usage, making efficient use of the CPU's cache to speed up the computation, and is especially crucial for larger matrices where the non-tiled approach leads to frequent cache evictions. As such, tiling is a natural next step in our optimization journey, aiming to bridge the gap between theoretical and practical performance on our CPU.

The blocking strategy takes our initial program and makes the realization that

$$C[i][j] = \sum_{k=0}^{P} A[i][k] * B[k][j]$$

is functionally equivalent to

$$C[i][j] = \sum_{b=0}^{L} \sum_{k=0}^{P/L} A[i] \left[ \frac{bP}{L} \right] * B \left[ \frac{bP}{L} \right] [j]$$

Under the assumption that our matrix dimension M, N, P are multiples of L, we can write our program as 6 nested loops:

This is an overly simplistic approach and up to now, we have not made any assumptions on our matrix dimensions. In the spirit of keeping things general, we make the realization that we can think of our multiplication of A and B as the multiplication

$$\begin{bmatrix} A_1 & A_2 \\ A_3 & A_4 \end{bmatrix} \begin{bmatrix} B_1 & B_2 \\ B_3 & B_4 \end{bmatrix},$$

where  $A_1$  and  $B_1$  are multiples of L and the remaining blocks are the residuals. Thus, the above loop handles  $A_1B_1$  and we can handle the residual case by including cleanup loops to multiply the remaining blocks. The details are observable in the code in t3-serial-blocking.c. The performance of this algorithm is shown in Table 3. The results are in seconds and are the average of 3 runs. The MKL libraries dgemm implementation is included for comparison.

N	P	M	Block Size	Mean blocked Time	Mean kij Time	Mean Blas Time
1024	1024	1024	16	0.305	0.356	0.053
1024	1024	8192	16	3.244	5.230	0.297
8192	1024	8192	16	25.632	46.062	2.042
8192	8192	1024	16	27.166	39.845	1.949
8192	8192	8192	16	215.646	370.106	15.499

Table 3: Blocked Access Pattern Mean Performance (s)

We observe the blocking strategy is significantly faster than the naive and reordering strategies. Still, the MKL libraries dgemm implementation is much faster than our implementation on a single thread. We are still underutilizing the cache. To remedy this, we consider transposing the matrix B before the multiply. This allows for more efficient loading of A and B in the inner loops allowing the compiler to optimize the code better, e.g., via SIMD instructions. The results are shown in Table 4.

Table 4: Blocked Access Pattern Mean Performance (s)

N	Р	M	Block Size	Mean blocked Time	Mean kij Time	Mean Blas Time
1024	1024	1024	16	0.205	0.356	0.053
1024	1024	8192	16	1.817	5.230	0.297
8192	1024	8192	16	13.966	46.062	2.042
8192	8192	1024	16	21.377	39.845	1.949
8192	8192	8192	16	149.600	370.106	15.499

The block size for 16 is shown only as other block sizes performed significantly worse.

#### 4.4 Blocking Cache Analysis

Each of A and B is partitioned into  $L \times L$  chunks. The innermost (i, j, k) loops multiply a  $L \times L$  chunk of A with a  $L \times L$  chunk of B and accumulates the result in a  $L \times L$  chunk of C.

Assuming the dimensions are a multiple of block size L, with a block size of L=16, we have

$$16 * 16 * 8 * 3$$
 bytes =  $6144$  bytes,

and so all of our matrix chunks can reside in the L1 cache. We anticipate  $L^2/8 = 32$  misses per chunk and thus 32 \* 3 = 96 misses per chunk iteration. Thus, the blocking strategy has a total of

$$\frac{M}{L} \cdot \frac{N}{L} \cdot \frac{P}{L} \cdot \frac{3L^2}{8} = \frac{3 \cdot M \cdot N \cdot P}{8 * L} = \frac{3M \cdot N \cdot P}{128} \text{ misses}.$$

Compared to the kij algorithm, which had 0.25 misses per iteration for a total miss count of  $M \cdot N \cdot P/4$ , it is evident we are making significant progress in cache utilization.

We are still nowhere near the theoretical peak performance of the CPU for a single thread and we are out of ideas from the video when it comes to serial code. We move on to multithreading to exhaust the videos suggestions, before we attempt to really understand the beast that is dgemm.

## 5 Approach 2: Leveraging Multithreading

To leverage multithreading, we utilize OpenMP: an industry standard API for shared-memory parallelism. We distribute the matrix multiplication workload across the cores of the CPU, significantly reducing the computation time. It was discovered that Intel's MKL library only makes use of the number of threads allotted to the program. Thus, as the OMP\_NUM\_THREADS environment variable is varied, the performance of the MKL libraries dgemm implementation varies accordingly - something that was not expected and made dgemm feel even more out of reach.

#### 5.1 OpenMP

The first thing to do is just parallelize where we left off in the serial code. This is done simply with the #pragma omp parallel for directive on the outermost loop of the multiply. The results are shown in Table 5.

Table 5: OMP Mean Performance - 24 cores (s)

N	Р	M	Block Size	Mean Time	Mean Blas Time
1000	1000	1000	16	0.013	0.024
1024	1024	1024	16	0.020	0.024
1024	1024	8192	16	0.208	0.037
8192	1024	8192	16	0.999	0.128
8192	8192	1024	16	1.096	0.130
8192	8192	8192	16	10.227	0.756
9600	9600	9600	16	8.930	1.072

For small matrices, MKL's dgemm does not benefit much from multithreading. However, for larger matrices, the performance of the MKL implementation improves significantly more than our implementation, e.g., for M=N=P=8192, the MKL implementation is 20x faster than its serial counterpart whereas our blocked implementation is only 15x faster.

#### 5.2 Fixing False Sharing

One problem our blocked implementation suffers from in the multithreading case is false sharing. In a shared memory program, cache coherence protocols guarantee the consistency between data residing in the various levels of cache and main memory. In certain programs, cache coherence protocols can lead to a significant performance degredation. Specifically, if the same cache line is continuously accessed or modified by different threads, forcing the cache coherence protocol to evict and reload it in rapid successions, we say that the threads are experiencing false sharing.<sup>4</sup>

There are a few different ways to fix false sharing, the most simple of which is to privatize the data each thread is accessing. At the entry point of the parallel region, we make local  $L \times L$  copies of the blocks of A, B, and C that each thread will be accessing. This gives each thread access to the appropriate matrix block on its own stack space, eliminating the interference from cache coherence.

Along with this, we also utilize the more efficient kij access pattern and get rid of transposing the matrix B. To implement, we first declare the private blocks of A, B, and C with the threadprivate directive:

```
#define BLOCK_SIZE 32
alignas(64) static double blockA[BLOCK_SIZE][BLOCK_SIZE];
alignas(64) static double blockB[BLOCK_SIZE][BLOCK_SIZE];
alignas(64) static double blockC[BLOCK_SIZE][BLOCK_SIZE];
#pragma omp threadprivate(blockA, blockB, blockC)
```

The local blocks are aligned on 64-byte boundaries so that a cache line will have exactly 8 doubles in it (maximizing cache utilization). Now that each thread has its own local copies of the blocks, we can simply copy the blocks into the local copies at the beginning of the parallel region and copy them back into the global C at the end of the parallel region:

<sup>&</sup>lt;sup>4</sup>I was unsure how to cite this, but this reasoning is from Hager's 2nd edition of 'Introduction to High Performance Computing for Scientists and Engineers'.

```
#pragma omp parallel default(none) shared(N, P, M, A, B, C) private(iA, jB, iC)
   #pragma omp for schedule(runtime)
   for (size_t ii = 0; ii < N; ii += BLOCK_SIZE)</pre>
        for (size_t jj = 0; jj < M; jj += BLOCK_SIZE)</pre>
           // clear blockC as infrequently as needed
           for (size_t i = 0; i < BLOCK_SIZE; i++)</pre>
               for (size_t j = 0; j < BLOCK_SIZE; j++) blockC[i][j] = 0.;</pre>
           for (size_t kk = 0; kk < P; kk += BLOCK_SIZE)</pre>
               // Copy blocks of A and B into blockA and blockB
               for (size_t i = 0; i < BLOCK_SIZE; i++)</pre>
                   iA = (ii + i) * P + kk;
                   jB = (kk + i) * M + jj;
                   for (size_t j = 0; j < BLOCK_SIZE; j++)</pre>
                       blockA[i][j] = A[iA + j];
                       blockB[i][j] = B[jB + j];
                   }
               }
               // Perform block multiplication on private blocks
               for (size_t k = 0; k < BLOCK_SIZE; k++)</pre>
               {
                   for (size_t i = 0; i < BLOCK_SIZE; i++)</pre>
                   {
                       double r = blockA[i][k];
                       for (size_t j = 0; j < BLOCK_SIZE; j++)</pre>
                           blockC[i][j] += r * blockB[k][j];
                   }
               }
           }
           // copy blockC back into C
           for (size_t i = 0; i < BLOCK_SIZE; i++)</pre>
           {
               iC = (ii + i) * M + jj;
               for (size_t j = 0; j < BLOCK_SIZE; j++)</pre>
                   C[iC + j] -= blockC[i][j];
           }
       }
   }
}
```

The results of this approach are in the below Table 6.

Table 6: OMP Privatized Data Mean Performance - 24 cores (s)

N	Р	M	Block Size	Mean Time	Mean Blas Time
1024	1024	1024	32	0.008	0.024
1024	1024	8192	32	0.082	0.037
8192	1024	8192	32	0.455	0.128
8192	8192	1024	32	0.512	0.130
8192	8192	8192	32	3.889	0.756
9600	9600	9600	32	6.822	1.072

This was a significant improvement. For M=N=P=8192, the performance of our implementation improved  $2.6\times$  over the non-privatized data approach, and all across the board we see greater than  $2\times$  improvement.

It must be noted that this approach assumed that the matrix dimensions were multiples of the block size. The general solution was also implemented, but the performance took a small hit since at the beginning of each multiply the matrices must be padded to be multiples of the block size. The results are shown in Table 7 and we note the still much improved performance over the non privatized case.

Table 7: OMP Privatized Data Mean Performance (General) - 24 cores (s)

N	Р	M	Block Size	Mean Time	Mean Blas Time
1000	1000	1000	32	0.013	0.024
1024	1024	1024	32	0.013	0.024
1024	1024	8192	32	0.104	0.037
8192	1024	8192	32	0.496	0.128
8192	8192	1024	32	0.674	0.130
8192	8192	8192	32	4.177	0.756
9600	9600	9600	32	7.225	1.072

A more clever solution would only make copies of the blocks that are not multiples of the block size, but this was not implemented.

#### 5.3 Recapping Progress

Up to now, we have observed how tiling, multithreading, privatizing data to threads, and efficient access patterns can significantly improve the performance of matrix multiplication. For the serial case, we did not get anywhere near the theoretical peak performance of the CPU. For the multithreaded case, we match the performance of Intel's MKL library for small matrices, and are still left in the dust for larger matrices. Figures 2 and 3 show the performance of the serial and multithreaded implementations against dgemm in GFLOPs/s, respectively.




Figure 2: Performance of Serial Code vs. Intel MKL dgemm in GFLOPs/s




Figure 3: Performance of Multithreaded Code vs. Intel MKL dgemm in GFLOPs/s

There is still a lot of room for improvement in both cases. At this point, we have exhausted the suggestions from the video and must turn to the literature to understand how to improve our code further.

## 6 Approach 3: Better Blocking and AVX Instructions

The papers 'Anatomy of High-Performance Matrix Multiplication' [1] and 'The Anatomy of High-Performance Many Threaded Matrix Multiplication' [2] were used as references for further improvement. The main idea is to utilize more efficient blocking so that the matrix multiplication streams data from memory to the CPU registers more efficiently, from which we use AVX-512 instructions to perform the multiply. Since we have three layers of cache, we perform hierarchical blocking, i.e., we partition matrices into blocks that can reside in L3, from which we partition into blocks that can reside in L2, from which we partition into blocks that can fit in L1, from which we load effectively into the registers. This optimization is highly dependent on the CPU architecture, and so we hard code the optimal block sizes for our CPU. To handle general matrix dimensions, we pad the matrices to be multiples of the optimal block size. We continue with the general matrix multiplication between A and B, where A is  $N \times P$  and B is  $P \times M$ .

#### 6.1 A new Way of Blocking

The main idea from the papers is to block as follows:

#### Parroting [2]:

- 1. The jc loop partitions C and B into wide column panels.
- 2. A and the current column panel of B are partitioned into column panels and row panels, respectively. The current width NC column panel of C is updated as a sequence of rank-KC updates, indexed by pc.
- 3. The current row panel of B is packed into a contiguous buffer,  $\widetilde{B}$ , that is kept in L3 cache (KC × NC fits in L3).
- 4. The current panel of A is partitioned into blocks indexed by ic. The blocks are packed into another contiguous buffer,  $\widetilde{A}$ , that is kept in L2 cache (MC × KC fits in L2).
- 5. Next,  $\widetilde{B}$  is partitioned into column slivers (indexed by jr) of width COL\_BLOCK. At a typical point in the multiply, this sliver resides in the L1 cache and multiplies  $\widetilde{A}$  (KC \* COL\_BLOCK fits in L1). The panel  $\widetilde{B}$  was packed so that the sliver in L1 cache is contiguous in memory, one row of width COL\_BLOCK at a time. Denote this individual sliver of width COL\_BLOCK by  $\widetilde{B}_{jr}$ .
- 6. Lastly,  $\widetilde{A}$  is partitioned into row slivers (indexed by ir) of height ROW\_BLOCK. The block  $\widetilde{A}$  was packed so that this sliver is stored contiguously, one column of height ROW\_BLOCK at a time. Denote this individual sliver of height ROW\_BLOCK by  $\widetilde{A}_{ir}$ .
- 7. The multiplication kernel multiplies  $\widetilde{A}_{ir}$  and  $\widetilde{B}_{jr}$  and updates the current ROW\_BLOCK  $\times$  COL\_BLOCK column panel of C. The kernel is implemented to perform updates with columns from  $\widetilde{A}_{ir}$  and rows from  $\widetilde{B}_{ir}$ .

This sets up efficient cache utilization. At any point in the computation:

- ullet a ROW\_BLOCK imes COL\_BLOCK block of C resides in registers.
- the KC  $\times$  COL\_BLOCK sliver of  $\widetilde{B}$  is in the L1 cache.
- the ROW\_BLOCK  $\times$  KC sliver of  $\widetilde{A}$  is in the L2 cache and is streamed efficiently during the computation.

A very helpful visualization of this process can be seen in the right-most animation of this animated HTML page.

#### 6.2 Back to Serial

Given this new mechanism for blocking, we implement a serial kernel to perform each ROW\_BLOCK  $\times$  COL\_BLOCK block of C. Since we are doing double precision matrix multiplication, we found the best performance when:

For the serial kernel, we assumed M was divisible by 16, N by 240, and P by 240. The kernel and AVX instructions are detailed in Appendix A3. The performance is observable in Table 8.

Table 8:	AVX	Kernel	Serial	Performance	$(\mathbf{s})$	)

N	Р	M	Mean Time	Mean Blas Time
1200	1200	1200	0.060	0.059
1440	1440	1440	0.104	0.059
1440	8160	9648	4.321	1.206
3600	3600	3600	1.591	0.678
4320	4320	4320	2.809	1.038
8400	8400	8400	20.384	4.941
9600	9600	9600	31.710	12.313

We observe similar performance for small sized matrices and note the performance of MKL's dgemm still outperforms the serial implementation by a significant margin. Assessing the performance in GFLOPS/s is done in Figure 4.




Figure 4: Performance of AVX Serial Code vs. Intel MKL dgemm in GFLOPs/s

There is likely some more clever utilization of the cache that can be done for a single core. We now turn to the multithreaded case.

#### 6.3 Multithreading

The serial code is now parallelized with OpenMP. Choosing which loop to parallelize requires careful consideration. As structured, the jc loop is only 1 iteration, while the pc and ic loops have a negligible amount of iterations compared to the ir and jr loops. It was found that parallelizing the jr loop yielded the highest performance and thus only the jr loop is parallelized.<sup>5</sup>

The results are shown in Table 9 and Figure 5.

<sup>&</sup>lt;sup>5</sup>Some non recorded experiments were done to collapse the 5 loops, but this did not improve performance.

Table 9: AVX Kernel Serial Performance (s)

N	Р	M	Mean Time	Mean Blas Time
1200	1200	1200	0.006	0.052
1440	1440	1440	0.010	0.031
1440	8160	9648	0.219	0.437
3600	3600	3600	0.115	0.100
4320	4320	4320	0.193	0.148
8400	8400	8400	1.051	0.776
9600	9600	9600	1.605	1.165

We observe a significant improvement over the serial case. For M=N=P=9600, the performance improves by a factor of 19.8 as opposed to the 10.5 times improvement of BLAS. The performance in GFLOPS/s is shown in Figure 5.




Figure 5: Performance of AVX Multithreaded Code vs. Intel MKL dgemm in GFLOPs/s

It should be noted that this performance is a bit misleading as a direct comparitor to dgemm since it does not handle all matrix sizes. The general implementation was also implemented and the results are shown in figure 6. The performance is slightly worse than the non general implementation, but still significantly better than the serial case. The tradeoff of having to pad the matrices is worth it for the generalizability of the code.




Figure 6: Performance of AVX Multithreaded Code vs. Intel MKL dgemm in GFLOPs/s

#### 6.4 Assessment

The adoption of hierarchical blocking in conjunction with AVX instructions has led to significant performance gains in matrix multiplication, particularly when utilizing the capabilities of multiple cores. The results obtained from both the serial and multithreaded implementations demonstrate substantial improvements over the initial approaches, underscoring the power of proper cache utilization.

**Hierarchical Blocking Efficiency** The hierarchical blocking approach, aligning with the L1, L2, and L3 cache sizes, has shown to be highly effective. By partitioning matrices into blocks that fit well within the cache hierarchy, the algorithm has minimized cache misses and maximized cache utilization. This optimization is particularly evident in large matrix sizes, where managing the cache behavior is crucial for performance.

Impact of AVX Instructions The use of AVX-512 instructions was pivotal in enhancing computational efficiency. By enabling simultaneous operations on multiple data points, these instructions have drastically increased the throughput of the matrix multiplication operation. The results, especially in the multithreaded context, highlight the potential of AVX instructions in harnessing the full computational power the CPU.

Comparison with MKL's dgemm While the MKL's dgemm implementation remains a tough competitor, especially for larger matrices, the gap in performance has been considerably narrowed. For smaller matrices, the performance of the optimized algorithm is on par with dgemm, and even for larger matrices, the algorithm shows competitive performance, especially considering the inherent challenges in achieving such optimization levels without the backing of a billion dollar publicly traded company.

#### 7 Conclusion

This project embarked on a comprehensive exploration of optimizing matrix multiplication on CPUs, motivated by a quest to match the performance of BLAS, particularly Intel's Math Kernel Library (MKL) implementation of dgemm. The journey traversed through various stages of optimization, each progressively edging closer to the goal of achieving high performance on CPU architectures.

Initially, the project delved into the nuances of matrix multiplication as a compute-bound task, highlighting the impact of memory access patterns and computational intensity. The exploration began with serial implementations, starting from a naive ijk algorithm, progressing to loop reordering for better cache efficiency, and eventually adopting a blocking strategy. Each step yielded valuable insights into how memory access and data locality profoundly influence performance.


The project then ventured into the realm of parallel computing with OpenMP, leveraging the power of multi-core processors. This phase demonstrated the scalability of matrix multiplication algorithms and the effectiveness of multithreading in reducing computation time. However, it also revealed the intricacies of parallel programming, such as addressing false sharing, and the need for carefully considering data privatization to avoid performance degradation.

Further advancements were made by incorporating AVX instructions, aligning with the processors capabilities to execute multiple floating-point operations simultaneously. This approach required a deeper understanding of CPU architecture, leading to the implementation of hierarchical blocking that aligns with the cache hierarchy of the CPU. The results from this stage brought us significantly closer to the performance of MKL's dgemm, especially in the multithreaded context.

In conclusion, this project has demonstrated that, while challenging, it is possible to significantly optimize matrix multiplication on CPUs. The key lessons learned revolve around the importance of understanding the underlying hardware, the role of memory access patterns, and the effective use of parallel computing techniques. While the performance of MKL's dgemm remains a high (very proprietary) bar, the progress made in this report showcases the potential and feasibility of optimizing matrix multiplication on CPUs to a level that rivals highly specialized libraries. As CPU architectures continue to evolve, so too will the strategies and techniques for optimizing matrix multiplication, an operation fundamental to many fields in computational science.

### 8 Appendix A1: Project Organization

The project is laid out as follows:



- docs/: This folder contains LaTeX files and other documentation materials that pertain to the report.
- bin/: The bin folder holds compiled objects and executable files, centralizing the output of the compilation process.
- out/: The out folder stores the outputs from each task. It also houses the csv file containing data generated by the programs.
- src/: This directory houses the source files (.c) that make up the benchmarks. Each subdirectory contains the source files for the relevant experiments.
- Shell Scripts: The shell scripts are used to submit the job for the relevant task to slurm via sbatch.
- Makefiles: The Makefiles are used to compile the code. There is a Makefile for each set of experiments. The relevant shell scripts make use of the appropriate Makefile.

### 9 Appendix A2: Code Explanation, Compilation, and Execution

The provided Bash scripts automate the entire process, making it straightforward to compile and run the code. All the below steps assume you are in the root of the project directory.

#### 9.1 Automated Building and Execution

All related code is in the src/ directory. There are multiple programs, each batch of which is contained in its own subdirectory.

#### Serial Programs

- t1-serial-ijk.c: Standard serial matrix multiplication.
- t2-serial-kij.c Serial matrix multiplication algorithm with better cache performance.
- t3-serial-blocking.c Serial tiled matrix multiplication.
- t4-serial-blocking-T.c Serial tiled matrix multiplication where B is transposed.

#### Open MP Programs

- t5-omp.c: Utilized OpenMP to parallelize the serial matrix multiplication algorithm in t4.
- t6-omp-divisible-local-blocks.c: Fixes the false sharing problem in t5: which is when multiple cores are accessing the same cache line on the shared cache. This program assumes matrix dimensions are multiples of the chosen block (tile) size.
- t7-omp-non-divisible-local-blocks.c: Same as t6 but does not assume matrix dimensions are multiples of the chosen block size.

#### **AVX Programs**

These programs are inspired by [2], [1], and [3].

- t8-serial-divisible-avx-blocking.c: Serial matrix multiplication with AVX instructions. This program assumes that the matrix dimensions are multiples of the hard coded optimal block sizes.
- t9-omp-divisible-avx-blocking.c: Parallel matrix multiplication with OpenMP and AVX instructions. This program assumes that the matrix dimensions are multiples of the hard coded optimal block sizes.
- t10-omp-non-divisible-avx-blocking.c: Parallel matrix multiplication with OpenMP and AVX instructions. This program does not assume anything about the matrix dimensions and can handle non-multiples of the hard coded optimal block sizes.

To run any one set of experiments, simply run the relevant Bash script. For example, to run the serial experiments, submit the build-run-serial.sh script via sbatch: sbatch build-run-serial.sh. This will compile the code and run the experiments. The output files will be stored in the out/ directory.

#### 9.2 Post-Build Objects and Executables

Upon successful compilation and linking, an obj/ subdirectory will be generated within the directory. This directory will contain the compiled output files. Additionally, the executable files for running each program will be situated in the bin/ subdirectory.

#### 9.3 Output Files From sbatch

The output files generated from running the code by submitting the relevant Bash script via sbatch will be stored in the out directory.

### 10 Appendix A3: AVX Kernel

This is a simplified version of the AVX kernel with ROW\_BLOCK set to 2 for demonstration purposes. The COL\_BLOCK is set to 16 so each update of C is 2 rows  $\times$  16 columns at a time.

```
// 512 bit wide registers (operate on 8 doubles at once)
__m512d mB0, mB1, mA0, mA1;
// 2 x 16 block of C in registers
__m512d result0_0 = _mm512_set1_pd(0); // 1 x 8 (first 8 doubles of row 0)
__m512d result1_0 = _mm512_set1_pd(0); // 1 x 8 (first 8 doubles of row 1)
__m512d result0_1 = _mm512_set1_pd(0); // 1 x 8 (second 8 doubles of row 0)
_{\rm m512d} result1_1 = _{\rm mm512\_set1\_pd(0)}; // 1 x 8 (second 8 doubles of row 1)
for (size_t k = 0; k < KC; k++)</pre>
   // load 16 consecutive doubles from k'th row of B (8 to mBO and 8 to mB1)
   mB0 = _mm512\_load\_pd(\&B[M * (k + pc) + jc + jr]);
   mB1 = _mm512\_load\_pd(&B[M * (k + pc) + jc + jr + 8]);
   // Load a single value for the k'th col of A
   mA0 = _mm512_set1_pd(A[k + pc + (ic + ir) * P]);
   mA1 = _mm512_set1_pd(A[k + pc + (ic + ir + 1) * P]);
   // compute 2 x 16 block of C with fmadd instructions
   result0_0 = _mm512_fmadd_pd(mB0, mA0, result0_0);
   result0_1 = _mm512_fmadd_pd(mB1, mA0, result0_1);
   result1_0 = _mm512_fmadd_pd(mB0, mA1, result1_0);
   result1_1 = _mm512_fmadd_pd(mB1, mA1, result1_1);
}
// store results back in C
*((\_m512d *)(\&C[(ic + ir + 0) * M + jc + jr]))
                                                       += result0_0;
*((\_m512d *)(\&C[(ic + ir + 0) * M + jc + jr + 8]))
                                                       += result0_1;
*((\_m512d *)(\&C[(ic + ir + 1) * M + jc + jr]))
                                                        += result1_0;
*((\_m512d *)(\&C[(ic + ir + 1) * M + jc + jr + 8]))
                                                       += result1_1;
```

The performance of this kernel was maximized for a ROW\_BLOCK of 10 and a COL\_BLOCK of 16 with the aforementioned KC, MC, and NC values.

### References

- [1] Kazushige Goto and Robert A. van de Geijn. Anatomy of high-performance matrix multiplication. *ACM Trans. Math. Softw.*, 34(3), may 2008.
- [2] Tyler M. Smith, Robert van de Geijn, Mikhail Smelyanskiy, Jeff R. Hammond, and Field G. Van Zee. Anatomy of high-performance many-threaded matrix multiplication. In 2014 IEEE 28th International Parallel and Distributed Processing Symposium, pages 1049–1059, 2014.
- [3] Stefan Hadjis. Blas-level cpu performance in 100 lines of c. Website, 2015.