CPSC 524 Assignment 1: Divide and Vector Triad Performance

Rami Pellumbi*

September 21, 2023

^{*}M.S., Statistics & Data Science

1 Introduction


This assignment investigated the characteristics of the processors on the Grace Linux Cluster. First, a program is written to approximate π by numerically integrating the function

$$f(x) = \frac{4.0}{1.0 + x^2}$$

from 0 to 1. The divide latency is estimated by assuming that floating point division cannot be pipelined and assuming that the calculation is dominated by the cost of the divide. Next, a program is written to perform the vector triad benchmark, an operation that evaluates the memory bandwidth and computational speed for vector operations. The MFlops are plotted vs. $\log N$, where N is the size of the arrays in the vector triad benchmark. All benchmarks are run on one core of a compute node. The development environment was VsCode on MacOS via SSH. The configuration is documented separately in report/ssh_vscode_grace.pdf.

2 Project Organization

The project has the following folder hierarchy:



- build: The build directory is designated for housing the output files generated during the compilation process of both part1 and part2. It acts as a repository for these compiled objects, allowing for easier access and management.
- common: The common directory serves as a repository for code that is shared between part1 and part2. Specifically, this directory contains the file timing.c, which encapsulates the functionality related to timing measurements. The flag -I common must be in the CFLAGS of the Makefile to ensure this directory is part of the compilation.
- part1: The part1 directory focuses on the task of numerically estimating the value of π. It utilizes a midpoint integration scheme, the details of which are implemented in the integrate.c file. The overall orchestration for estimating π and calculating the latency of division operations is carried out by the pi.c file.
- part2: The part2 directory houses multiple files, each with distinct responsibilities. The dummy.c file serves the purpose of an opaque function used to ensure our benchmark code runs. The triad.c file is dedicated to performing the vector triad benchmark. Lastly, the utilities.c file contains helper functions for array allocation, initialization with random numbers, and data output to a CSV file for subsequent graphical plotting.

- report: The report directory contains the tex files used to write the report and VsCode instruction guide.
- sbatch-out: The sbatch-out directory serves as a centralized location for storing all output files generated from code executions on the compute node. The directory's internal folder structure is systematically organized based on the compiler options that led to each individual output file, facilitating easier debugging and performance analysis.
- build-run-pi.sh: This is a Bash script specifically crafted to automate the compilation and execution of the code residing in the part1 directory. To deploy this script, navigate to the a1 directory and execute the command sbatch build-run-pi.sh. This will submit the script to the compute node and subsequently initiate the execution of the Part 1 code.
- build-run-triad.sh: Similar to build-run-pi.sh, this Bash script is designed to compile and execute the code for Part 2. Once again, to utilize this script, position yourself in the all directory and submit the command sbatch build-run-triad.sh. This action will queue the script for execution on the compute node, leading to the running of the Part 2 code.
- Makefile: This Makefile has undergone extensive modifications to support the unique build requirements of both part1 and part2. It is engineered to handle the appropriate linking of shared libraries and integration of common code components, ensuring a seamless compilation process for both parts. By utilizing this Makefile, the user can effortlessly build and link the code, thereby simplifying the overall build process.

3 Building and Running the Code

This section outlines the steps required to build and execute the code for both Part 1 and Part 2 of the project. The provided Bash scripts automate the entire process, making it straightforward to compile and run the code.

3.1 Automated Building and Execution

- Part 1: Numerical Estimation of π
 - 1. Navigate to the a1 directory if you haven't already.
 - 2. Run the following command to submit the Part 1 build and execution script: sbatch build-run-pi.sh

This script employs a heavily modified Makefile to handle the compilation and linking of Part 1-specific code.

• Part 2: Vector Triad Benchmark

- 1. Make sure you are still in the a1 directory.
- 2. Execute the following command to submit the Part 2 build and execution script: sbatch build-run-triad.sh

Similar to Part 1, this script utilizes the same modified Makefile to manage the build process for Part 2.

3.2 Post-Build Objects

Upon successful compilation and linking, a build directory will be generated within the a1 root directory. This directory will contain the compiled output files for both parts. Additionally, the executable files for running each part will be situated in the root of the a1 directory.

3.3 Output Files

The output files generated from running the code will be stored in the root of the a1 directory. They are manually moved to the sbatch-out directory under the relevant part and compiler options.

4 Division Performance

The objective of the first benchmark is to evaluate the latency incurred by the divide operation, while also gauging the impact of various icc compiler flags on the processor performance.

Methodology: Integration and Timing Setup

The numerical integration in this benchmark is performed using the midpoint rule, implemented in the function integrate_midpoint_rule found in the integrate.c file.¹

```
double integrate_midpoint_rule(double start,
                               double end,
                               double num_steps,
                               double (*func)(double))
   // width of the interval at each midpoint
   double width_of_interval = 1.0 / num_steps;
   // initial midpoint is halfway between start and (start + 1/num_steps)
   double current_midpoint = (start + width_of_interval) / 2.0;
   // function value at the midpoint - initialized to the value at inital midpoint
   double current_function_value = func(current_midpoint);
   // initialize the sum value to the first rectangles area
   double sum = current_function_value * width_of_interval;
   // compute each midpoint, function value at that midpoint, and add rectangle area to the sum.
   for (int i = 1; i < num_steps; i++)</pre>
       current_midpoint += width_of_interval; // 1 FLOP
       // Depends on func -> 3 FLOPS for our purposes
       current_function_value = func(current_midpoint);
       sum += current_function_value * width_of_interval; // 2 FLOPS
   }
   return sum;
}
```

This function is invoked from pi.c with the following arguments:

```
start = 0.0
end = 1.0
num_steps = 10<sup>9</sup>
func = function_to_integrate

where function_to_integrate is:
```

¹The code snippets provided are adapted for clarity; refer to the official code for the complete details.

```
double function_to_integrate(double x)
{
    // 1 divide, 1 add, 1 multiply -> 3 FLOPS
    return 4.0 / (1.0 + x * x);
}
The results are timed as follows:
```

Performance Metrics: Estimating MFlops and Runtime

The integration algorithm performs 6 floating-point operations per iteration, resulting in a total of 6 billion FLOPs for the 10^9 iterations. The runtime and performance in MFlops is estimated via:

```
// runtime
double elapsed_wc_time = end_wc_time - start_wc_time;

// performance in MFlops
double total_number_of_flops = 6.0 * 1e9;
double mega_flops_per_second = total_number_of_flops / elapsed_wc_time / 1.0e6;
```

Performance Analysis Across Compiler Options

The results of the π estimate, estimated MFlops, and elapsed wallclock time are shown for the following four compiler options:

```
1. -g -00 -fno-alias -std=c99
```

```
pi estimate = 3.141593
elapsed wall clock time = 4.896937
Estimated MFLOPS = 1225.255732
real Om4.901s
user Om4.891s
sys Om0.002s
```

```
2. -g -03 -no-vec -no-simd -fno-alias -std=c99
```

```
pi estimate = 3.141593
elapsed wall clock time = 2.655869
Estimated MFLOPS = 2259.147565

real 0m2.660s
user 0m2.652s
sys 0m0.002s
```

3. -g -03 -fno-alias -std=c99

```
pi estimate = 3.141593
elapsed wall clock time = 2.655767
Estimated MFLOPS = 2259.234369

real 0m2.661s
user 0m2.654s
sys 0m0.001s
```

4. -g -03 -xHost -fno-alias -std=c99

```
pi estimate = 3.141593
elapsed wall clock time = 2.655834
Estimated MFLOPS = 2259.177175
real Om2.670s
user Om2.653s
sys Om0.002s
```

Some notes on what these options mean and the differences in each run:

- The compiler optimizations do not impact the accuracy of the algorithm.
- All options include -g -fno-alias -std=c99 which means we generate debugging information, disable pointer aliasing, and use the C99 standard, respectively.
- The flag -00 disables compilor optimizations while the flag -03 offers aggressive and extensive optimizations.²
- The flags -no-vec -no-simd together disable all compiler vectorization.³
- The flag -xHost tells the compiler to generate instructions for the highest instruction set available on the compilation host processor. Given the host processor is an Intel(R) Xeon(R) Platinum 8268, using -xHost means the compiler may use AVX-512 instructions, fused multiply add instructions, and bit manipulation.⁴

Insights and Observations

Given the flag information and performance results, it can be concluded that:

- Options 2, 3, and 4 are very similar. We can reasonably conclude that vectorization is not a component of this algorithm.
- The -00 flag results in very slow execution, illustrating the impact of compiler optimizations.

The performance is what I expected for the first and fourth compiler option. Going into the problem, I expected disabling vectorization would decrease performance but this was not the case. This makes sense given the lack of vectorization in the program.

²Optimizations Compiler Documentation.

³SIMD Compiler Documentation.

⁴xHost Compiler Documentation. The CPU flags were assessed from running 1scpu and inferring what the compiler may

Divide Latency Estimate

Assuming the performance of the π calculation is dominated by the cost of the division operations, and assuming that division cannot be pipelined, we can estimate the latency of the divide operation by disabling all compiler optimization and computing the total number of cycles in our integration scheme divided by the total number of steps, e.g.,:

```
// found via lscpu on the compute node in the "CPU MHz:" row.
// Assumed all cores run at this frequency.
double cpu_frequency_hertz = 3.5e9;
double total_number_of_cycles = elapsed_wc_time * cpu_frequency_hertz;
double estimated_divide_latency = total_number_of_cycles / num_steps;
```

The specific compiler option used was: -g -00 -fno-alia -no-vec -no-simd. This resulted in an estimated divide latency of about 17 cycles. The compiler options do matter in estimating this latency. For example, when running option 4 from before, the estimated divide latency is about 9 cycles. When the compiler is able to do aggressive optimizations, our assumptions begin to have less validity and the estimation is not as accurate, e.g., if multiple divides are being concurrently performed in the optimized version we have to account for that in our latency estimate.

5 Vector Triad Performance

The second benchmark measures the performance in MFlops of the vector triad kernel:

```
a[i] = b[i] + c[i] * d[i],
```

where a, b, c, and d are double precision arrays of length N initialized with values in [0, 100]. The arrays are allocated memory and initialized via the following two helper functions:

```
void *allocate_double_array(size_t num_elements)
{
    // allocate uninitialized memory
    void *array = malloc(num_elements * sizeof(double));

    // exit if allocation failed
    if (array == NULL) exit(1);

    return array;
}

void initialize_array_with_random_numbers(double *array, size_t num_elements)
{
    // for each element in the array, store a random double in [0,100]
    for (size_t i = 0; i < num_elements; ++i)
    {
        array[i] = ((double)rand() / (double)RAND_MAX) * 100.0;
    }
}</pre>
```

Setting up the Benchmark

The performance benchmark ensures that the program runs for at least 1 second in duration. To ensure the operations in the kernel actually get executed, we insert a conditional call to an opaque function dummy residing in dummy.c. The expression in the conditional is such that the compiler can not easily determine the result of the conditional statement at compile time. The expression of choice is a[N >> 1] > 0, which is always false when a is initialized with positive numbers. The benchmark is summarized in the following snippet:

```
int number_of_repetitions = 1;
double runtime = 0.0;
while (runtime < 1.0)</pre>
   // start the timing
   timing(&start_wc_time, &start_cpu_time);
   for (int r = 0; r < number_of_repetitions; ++r)</pre>
       for (size_t i = 0; i < num_elements; i++)</pre>
           a[i] = b[i] + c[i] * d[i];
       ጉ
       // this if condition is always false when a is initiated with all positive values
       if (a[num_elements >> 1] < 0) dummy(a, b, c, d);</pre>
   // end the timing
   timing(&end_wc_time, &end_cpu_time);
   runtime = end_wc_time - start_wc_time;
   number_of_repetitions *= 2;
}
number_of_repetitions /= 2;
```

The benchmark itself takes place in part2/triad.c and the script takes as input a positive integer k. The length N is then computed as

```
N = floor(2.1^k).
```

The benchmark is run for k in the inclusive range 3...25. The script build-run-triad.sh has a simple for-loop to provide the triad program with each value of k:

```
for k in {3..25}
do
  echo "Running with k = $k"
  time ./triad $k
done
```

Each call of the program will output the total megaflops per second and number of elements in the arrays to part2/data/part_2_data.csv via the helper function write_data_to_file located in part2/utilities.c. Since each iteration of the vector triad is two floating point operations, we compute the total floating point operations to be the number of repetitions times the number of elements in the array times 2 divided by the runtime converted to megaflops:

```
double total_mega_flops = 2.0 * (double)N * number_of_repetitions / runtime / 1.0e6;
```

Running under the compiler options -g -03 -xHost -fno-alias -std=c99, we produce the following application output for k = 5, 11, 22:

```
Running with k = 5

number of array elements: 40
134217728 repetitions performed
elapsed wall clock time = 1.234365
elapsed cpu time = 1.232172
estimated MFLOPS: 8698.738508
real 0m2.476s
user 0m2.464s
sys 0m0.002s
```

Running with k = 11

number of array elements: 3502 1048576 repetitions performed elapsed wall clock time = 1.152193 elapsed cpu time = 1.149823 estimated MFLOPS: 6374.128172 real 0m2.306s user 0m2.295s sys 0m0.002s


Running with k = 22

number of array elements: 12269432 32 repetitions performed elapsed wall clock time = 1.239635 elapsed cpu time = 1.235572 estimated MFLOPS: 633.447470 real Om2.826s user Om2.739s sys Om0.073s

In total, 8 jobs were submitted to slurm via sbatch. Each job output the results of megaflop performance vs. N in part2/data/part_2_data.csv for every k value. The csv file was loaded using the plot.rmd file to show the performance in MFlops versus log N.

Performance Evaluation: MFlops in Relation to Array Size

The benchmark elucidates the relationship between performance, measured in MFlops, and array size, denoted by N. Eight data points were collected for each value of k. The plot below presents the average MFlops against $\log_2 N$, with red lines indicating the standard deviation from the mean.



⁵Cpu World source for cache info.

The benchmark was conducted on a single core of an Intel(R) Xeon(R) Platinum 8268 processor, which has the following cache specifications:⁵

- $24 \times 32 \text{K}$ L1d cache: 8-way set associative, write-back policy, dedicated to data storage. The cache line size is 64 bytes.
- 24 × 32K L1i cache: 8-way set associative, stores instructions for execution. The cache line size is 128 bytes.
- 24 × 1024K L2 cache: 16-way set associative, write-back policy, inclusive, handles both instructions and data.
- 1 × 36608K L3 cache: 11-way set associative, write-back policy, shared across all cores, noninclusive, handles both instructions and data.

For this benchmark, a single core was allocated, thus providing exclusive access to one set each of L1d and L2 caches. However, the L3 cache was shared among 24 cores.

Analyzing Array Sizes

In the L1 World For k values ranging from 3 to 9, inclusive, our arrays' sizes (N) span from 9 to 794. This range effectively fits within the L1d cache, as quantitatively justified:

$$(794 \times 4) \; {\tt doubles} \times \frac{8 \; {\tt bytes}}{{\tt double}} = 25408 \; {\tt bytes} < 32000 \; {\tt bytes} \; ({\tt Size} \; {\tt of} \; {\tt one} \; {\tt L1d} \; {\tt cache} \; {\tt instance}).$$

For small N, the pipeline length acts as a performance bottleneck. However, as N increases while still fitting within the L1d cache, the pipeline inefficiencies become negligible. The observed performance trends are then largely dictated by the L1d and L1i bandwidth and the Xeon processor's capabilities in instruction dispatch for load and store operations.

Spilling into L2 Upon reaching k = 10 (N = 1667), the arrays exceed the capacity of the L1d cache, thereby invoking L2 cache as an additional storage layer. Specifically, the data requirement for N = 1667 is calculated as follows:

$$(1667 \times 4)$$
 doubles $\times \frac{8 \text{ bytes}}{\text{double}} = 53344 \text{ bytes},$

which surpasses the per-instance limit of the L1d cache.

According to the specifications provided by CPU World, the latency for accessing the L2 cache on the Intel Xeon(R) Platinum 8268 processor is 14 cycles. This is $3.5 \times$ higher than the L1 cache latency of 4 cycles. This increased latency poses a dual challenge for the L1 cache: it must simultaneously supply data to the processor registers and manage the frequent reloading and eviction of cache lines to and from the L2 cache. This process places a non-trivial strain on the bandwidth of the L1 cache. This state of affairs persists up to k = 13 (N = 15447), for which the data requirement is:

$$(15447 \times 4) \text{ doubles} \times \frac{8 \text{ bytes}}{\text{double}} \approx 0.5 \text{ Megabytes},$$

which still fits within the combined capacity of the L1 and L2 caches. Thus, as long as the working data set resides within the bounds of these cache layers, a consistent performance profile can be expected, contingent on effective cache line management between L1 and L2.

Talk to Me L3 Upon advancing to k = 14 (N = 32439), the total data storage requirement for the four arrays escalates to approximately 1.04 Megabytes. As calculated, this requirement now mandates the concurrent utilization of the L1d, L2, and L3 caches to effectively perform the vector triad benchmark.

Intuitively, one might expect a performance drop due to increased latencies associated with the L3 cache. While I did not find a direct source, it is reasonable to assume that that the Intel Xeon(R) Platinum 8268 processor's L3 cache has a latency significantly greater than those of L1 and L2. Furthermore, the L3 cache is shared among all 24 cores, resulting in possible contention for memory. Given that data must now traverse through L1, L2, and eventually L3, we introduce additional cycles not just for the data retrieval but also for hierarchical cache coherence protocols to keep all levels of cache in sync. The act of traversing multiple layers adds significant complexity and impacts performance.

By the time we reach k=18 (N=630880), the four arrays together require roughly 20 Megabytes, still within the size limits of the L3 cache. However, unlike the situation with the L2 cache, performance continues to experience noticeable degradation as the L3 cache fills. In particular, a significant performance drop occurs between k=14 and k=15. This divergence can be attributed to the shared nature of the L3 cache among all processor cores. Consequently, there is no guarantee that all of our data resides solely within the L3 cache. It is highly plausible that parts of the data spill into the main memory, which poses

⁶ George Hager and Gerhard Wellein's: Introduction to High Performance Computing for Scientists and Engineers, Section 1.3.

a significant latency overhead compared to L3. This unpredictability adds a layer of complexity, thereby further decreasing the MFlops performance metric.

The act of sharing the L3 cache across cores introduces additional variables into our performance model. It increases the likelihood of cache eviction due to other processes and raises the specter of non-deterministic latencies, exacerbating the performance degradation. Therefore, the seemingly anomalous behavior between k = 14 and k = 15 underscores the intricate relationship between cache management, core sharing, and data locality in affecting computational throughput, as measured by MFlops.

Main Memory You're So Far Away As we further escalate the value of k from 19 to 25, the storage requirements for the four arrays reach a range of approximately 42 Megabytes to 3.6 Gigabytes. It is now infeasible to contain all data within the CPU's cache hierarchy, thereby necessitating data streaming from main memory for the vector triad benchmark. The consequence of this is a tangible degradation in performance.

What remains noteworthy is that once we transition to main memory, the performance becomes relatively stable across all considered k values. I hypothesize that the reason for this stability stems from the uniform latency and throughput characteristics of main memory access, e.g., main memory typically does not have the same hierarchical intricacies as CPU caches.

However, this performance is suboptimal compared to cache-resident data due to the significantly higher latency and lower bandwidth of main memory access. These factors result in a computational bottleneck, effectively placing a cap on the achievable throughput for our benchmark.

This transition to main memory represents a pivotal moment in the performance evaluation, highlighting the severe limitations imposed by high-latency memory accesses and emphasizing the importance of efficient memory hierarchy utilization in high-performance computing tasks.