

January						2021	
S	M	T	W	T	F	S	S
31					1	2	
3	4	5	6	7	8	9	
10	11	12	13	14	15	16	
17	18	19	20	21	22	23	
24	25	26	27	28	29	30	

5 January

Tuesday

5-360 / Week 2

8085 MICRO PROCESSOR

What is Architecture?

~~Processor will~~

it's a design that defines how the process inside
μP will be done internally

which tells how

- ↳ data flows between CPU, Memory, I/O devices
- ↳ Instructions are fetched, decoded and executed
- ↳ Memory is addressed and accessed
- ↳ what instruction sets (ISA) the processor uses

Two architecture generally used

and buses

1. Von - Neumann → Some memory for
Instruction and data

2. Harvard → Von - Neumann Vice - Versa

1. Von - Neumann Architecture

Core components:

1. Memory (RAM/ROM /flash)

2) A linear address space

February 2021						
S	M	T	W	T	F	S
1	2	3	4	5	6	
7	8	9	10	11	12	13
14	15	16	17	18	19	20
21	22	23	24	25	26	27
28						

January 6
Wednesday

6-359 / Week 2

2. CPU:

i) Registers:

- a) PC (Program Counter): address of next instruction
- b) IR (Instruction Register): holds current ~~next~~ instruction
- c) General purpose - Registers: holds operands, results.
- d) MAR/MDR: Memory Address / Data registers used in micro-operations

e) Status / flags: Z, N, C, etc.

f) ALU

g) Control Unit: orchestrates: fetch (decode)/execute; can be hardwired or micro-coded
 which means
 Arrange ~~some~~ the elements for instruction
 to give the desired output.

3. Buses:

- a) Address Bus (CPU → Memory): Which location to access
- b) Data Bus (CPU → Memory): Values being transferred
- c) Control Signals (RD/NR, clock, Interrupts, etc)

4. I/O:

- a) Interrupts and DMA (Direct memory access) to move data efficiently.
- b) Either memory Mapped (or) port Mapped

7 January

Thursday

7-358 / Week 2

January 2021						
S	M	T	W	T	F	S
31					1	2
3	4	5	6	7	8	9
10	11	12	13	14	15	16
17	18	19	20	21	22	23
24	25	26	27	28	29	30

(*) Von-Neumann Architecture is a revolutionary ↗

Because;

Stored-program computers can,

- * load different programs without rewiring.
- * treat program as data.

Limitation → Von-Neumann Bottleneck

- * only one can be done at a time (Instruction fetch data access)

Harvard Architecture:

uses two physically separate memories

- * Instruction memory → typically ROM, flash (or) EEPROM is non-volatile
- * Data memory → typically SRAM → volatile.

Each memory has its own bus separately

CPU can fetch instruction and data simultaneously.

February 2021						
S	M	T	W	T	F	S
1	2	3	4	5	6	
7	8	9	10	11	12	13
14	15	16	17	18	19	20
21	22	23	24	25	26	27
28						

January 8
Friday

8-357 / Week 2

Types of Memory

1. Primary - Memory

1. RAM - Volatile

- DRAM - use capacitor to store bits - Slower, cheap → used for main system memory (Laptop, Mobile)
- SRAM - uses flip-flop - Faster, expensive → cache memory

2. ROM - Non-Volatile

- Masked ROM - programmed once at chip manufacturing - High Volume Embedded devices
- PROM - Programmable once by user - Rare now.
- EEPROM - Erasable with UV light - Reprogrammable - Development boards.
- EEPROM - Electrically Erasable, byte wise write - Small config storage.
- flash - fast, block wise erase/write - Firmware update, SSDs, Mobile storage.

January 2021						
S	M	T	W	T	F	S
31				1	2	
3	4	5	6	7	8	9
10	11	12	13	14	15	16
17	18	19	20	21	22	23
24	25	26	27	28	29	30

9 January

Saturday

9-356 / Week 2

3. Cache Memory: Very high speed SRAM → near the CPU
 a) store frequently accessed instructions / data to reduce DRAM Latency

Secondary Memory:

Hard disk, optical disc, Magnetic tape
 SSDs, External drives / USB sticks

Instruction set: The set of instruction that the microprocessor can execute.

Bandwidth: The number of bits processed in a single instruction.

Clock speed: Given in megahertz (MHz), the clock speed determines how many instruction per second the processor can execute.

February 2021						
S	M	T	W	T	F	S
1	2	3	4	5	6	
7	8	9	10	11	12	13
14	15	16	17	18	19	20
21	22	23	24	25	26	27
28						

January 11
Monday

11-354 / Week 3

• 8085

• 8085 is an 8 bit processor.

• It is a single chip N-Mos device with 40 pins.

• It has multiplexed Address and Data bus. (A₀-A₁₅)

• 5V supply.

• Clock frequency 500kHz to 3MHz.

• It has 11 instructions with 5 different addressing modes.

• 16 address lines (A₀-A₁₅), it can access 64K bytes of memory.

• 8 bit I/O address, it can access 256 input ports.

• 5 hardware inputs ^{corrects} TRAP, RST 7.5, RST 6.5, RST 5.5, INT#.

• It provides Accumulator, 6 general purpose register, Two special purpose register, one flag register.

• It provides serial lines SOD, SOD, its peripherals can be interfaced with 8085 directly.

12 January

Tuesday

9 AM

12-353 / Week 3

January 2021						
S	M	T	W	T	F	S
31				1	2	
3	4	5	6	7	8	9
10	11	12	13	14	15	16
17	18	19	20	21	22	23
24	25	26	27	28	29	30

New Moon ☺

AD₀-AD₇ → multiplexed Address and data

A₈-A₁₅ → Tri-state higher order address line

ALE → output signal, goes high when operation is started by processor

SO, S₁ → status signal to indicate type of operation

RD → active low input signal used to read data from I/O device/Mem

WR → active low output signal used to write data on memory or I/O device

Ready → This is an output signal used to check the status of output device. If it is low, μP will wait until it is high.

TRAP → It is an edge triggered highest priority, non-maskable interrupt. After TRAP restart occurs and execution starts from address 0024H.

RSI 5.5, 6.5, 7.5 → Maskable and low priority than TRAP

INT/RNTH → sequent signal after which μP generates INT/RNTH

IO/M → Signal used to indicate whether 8085 is working in I/O mode(I) or Memory mode(C)

HOLD/HLDA → Input signal. When μP receives HOLD signal it completes the current machine cycle and stops executing next instruction. If it responds to HOLD, μP generates HLDA that is HOLD acknowledge signal.

February 2021						
S	M	T	W	T	F	S
1	2	3	4	5	6	
7	8	9	10	11	12	13
14	15	16	17	18	19	20
21	22	23	24	25	26	27
28						

January 13
Wednesday


13-352 / Week 3

- RESET IN → when reset in is low, MP starts executing from 000H location.

SID → Serial input data is input pin used to accept serial 1 bit data.

X₁, X₂ → There are clock input signal and are connected to external LC coils RC circuit. These are divide by two. So if 6MHz is connected to X₁, the operating frequency becomes 3 MHz.

Vcc & Vss : +5V & GND.



14 January

Thursday

14-351 / Week 3

January 2021						
S	M	T	W	T	F	S
31				1	2	
3	4	5	6	7	8	9
10	11	12	13	14	15	16
17	18	19	20	21	22	23
24	25	26	27	28	29	30

The flag register along with accumulator is called PSW

Program Status Word.



Sign result \rightarrow 1 - When result is negative
Zero result \rightarrow 1 - When result is zero
Negative zero \rightarrow 1 - When result is negative zero
Auxiliary carry \rightarrow 1 - When result contains even 1's
Parity \rightarrow 1 - When result generates carry
Carry out \rightarrow 1 - Carry out from lower nibble to upper nibble

Register \rightarrow Temporary \rightarrow W, Z

General \rightarrow B, C, D, E, H, L

Special \rightarrow SP, PC

Stack pointer can access any address from 0000 to FFFF

How to initialize stack, make FFFF as top of stack

pushed \rightarrow $SP = SP - 1$

popped \rightarrow $SP = SP + 1$

February 2021						
S	M	T	W	T	F	S
1	2	3	4	5	6	
7	8	9	10	11	12	13
14	15	16	17	18	19	20
21	22	23	24	25	26	27
28						

Each vector address
is separated by 8 bytes

in vertical order

15-35 / week 3

15 January 15 Friday

Interrupt:

(RPF 4.5)

and will continue till

2CH

- TRAP → Non-Maskable, Vectored → 1002H, ...
- RST 7.5 → Maskable, " → 1003CH
- RST 6.5, ... → " → 0034H
- RST 5.5 → " → 002CH
- INT → " Non-Vectored → location given by
externally, shift,

Instructions:

ED → Enable all maskable intr.

DI → Disable all " "

RIM → Read interrupt mask status and pending interrupts

SMI → Set interrupt Mask (mask or unmask specified)

RETI → Return from ISR (Special RET to signal end of interrupt)

T - cycle - 1 clock period of the system clock.

Machine cycle = (3-6) T cycle - which to

16 January

Saturday

16-349 / Week 3

January 2021						
S	M	T	W	T	F	S
31				1	2	
3	4	5	6	7	8	9
10	11	12	13	14	15	16
17	18	19	20	21	22	23
24	25	26	27	28	29	30

Lower Order Address / Data bus

During first clock it acts as address line


for second and third clock cycles it acts as data bus

Higher order Address bus

It remains address on lines as long operation is not completed

Interfacing between two memory chips
if two memory chips have different address bus width
then address bus width of one chip will be less than other
so to select one chip from two chips
two memory chips are used, then one address pin
was need to act as chip select.

17 Sunday




February 2021						
S	M	T	W	T	F	S
1	2	3	4	5	6	
7	8	9	10	11	12	13
14	15	16	17	18	19	20
21	22	23	24	25	26	27
28						


January 18
Monday

18-347 / Week 4

multiple chips are used; they are go with address decoders,



Memory Read - Write



19 January

Tuesday

19-346 / Week 4

January 2021						
S	M	T	W	T	F	S
31				1	2	
3	4	5	6	7	8	9
10	11	12	13	14	15	16
17	18	19	20	21	22	23
24	25	26	27	28	29	30

There are two types : \rightarrow Exhaustive Decoding

\rightarrow Partial Decoding.

many number of buses minimum no. of address lines are used for to select particular chip.

Ex: previous page

En: Previous, previous page

1 byte	$- 2^{03}$	-
1 KB	$- 2^{10}$	- kilo
1 MB	$- 2^{20}$	- Mego
1 GB	$- 2^{30}$	- Giga
1 TB	$- 2^{40}$	- Terra
1 PB	$- 2^{50}$	- Peta
1 EB	$- 2^{60}$	- Exa
1 ZB	$- 2^{70}$	- Zetta
1 YB	$- 2^{80}$	- Yotta

February 2021						
S	M	T	W	T	F	S
1	2	3	4	5	6	
7	8	9	10	11	12	13
14	15	16	17	18	19	20
21	22	23	24	25	26	27
28						


January 20
Wednesday

20-345 / Week 4

2 MB

$$2 \times 2^{40}$$

$$20,97,152$$



~~T state~~ - a portion of operation carried out in single clock pulse is T state.

Machine cycle - set of T states to finish one complete action.

e.g.: opcode fetch

(or) Memory read

(or) Memory write

Instruction cycle - set of machine cycle is called Instruction cycle.


January 2021						
S	M	T	W	T	F	S
31				1	2	
3	4	5	6	7	8	9
10	11	12	13	14	15	16
17	18	19	20	21	22	23
24	25	26	27	28	29	30

21 January

Thursday

21-344 / Week 4

Opcode Fetch	-	4T - 6T
Memory Read	-	3T
Memory Write	-	3T
I/O Read	-	3T
I/O write	-	3T
Interrupt Acknowledge cycle	-	6T - 1ET
Bus Idle cycle		



opcode fetch

the purpose is to put the opcode value in DR register by the PC pointing address memory address.

February 2021						
S	M	T	W	T	F	S
1	2	3	4	5	6	
7	8	9	10	11	12	13
14	15	16	17	18	19	20
21	22	23	24	25	26	27
28						

January 22
Friday

22-343 / Week 4

Instruction that requires 6T states in opcode
Fetch Machine cycle and Max

CALL

- SP is decremented by 1

Register pair

CALL conditional - SP is dec by 1

PUSH (Rp)

DCX Rp - Register pair is dec by 1

BNX Rp - Register pair is Inc by 1

PCHL - HL pair transferred to PC

SPHL - HL pair transferred to SP

RET conditional - the condition to be checked

S01 S00

0 0

→ T1

- D/M = 0

0 1

→ Memory write

- D/M = 0

0 1

→ Memory read

- D/M = 0

1 - 1

→ OPCODE fetch

- D/M = 0

January 2021						
S	M	T	W	T	F	S
31				1	2	
3	4	5	6	7	8	9
10	11	12	13	14	15	16
17	18	19	20	21	22	23
24	25	26	27	28	29	30

23 January

Saturday

23-342 / Week 4

XRA A has 1 Machine cycle

Data Transfer Instruction

LDA 16 bit address

STA

MOV R1, R2 → M → Memory location

MOV M, R1 which is in 16 bit pair (value)

MOV M, #value

MVI R; #value

~~MOV B, M~~

B ← 40

LDX Register pair

STX X

H → L
20 50

24 Sunday

LHLD 16 bit address

Before
LHLD 3527H

H | 3 | L | 2 |

3526	1F
3527	1F
3528	1F
3529	1F
3520	1F
3531	1F

SHLD

After

H | 60 | L | 30 |

3526	1F
3527	1F
3528	1F
3529	1F
3530	1F

February 2021						
S	M	T	W	T	F	S
1	2	3	4	5	6	
7	8	9	10	11	12	13
14	15	16	17	18	19	20
21	22	23	24	25	26	27
28						

January 25
Monday

O

before

SHLD 2500H

H	2500	L	30
---	------	---	----

209F14	
2500H	30
2501H	6
2502H	

After

H	60	L	30
---	----	---	----

25-340 / Week 5

204F14	
2500H	30
2501H	60
2502H	0

XCHG - The contents of HL are exchanged with DE Register pair.

SPHL - Move data from HL to SP

SHL - Transfer data of top of stack L was exchanged with the data of SP and H was exchanged with the data of SP+1

PCHL - The contents of registers HL are copied into the PC

PUSH Rp - Push register pair onto stack

POP Rp - Pop stack to register pair

January 2021						
S	M	T	W	T	F	S
31				1	2	
3	4	5	6	7	8	9
10	11	12	13	14	15	16
17	18	19	20	21	22	23
24	25	26	27	28	29	30

26 January

Tuesday

26-339 / Week 5

I/O Instructions

- IN port → Copy data from a port with 8 bit address.

IN 80H

before Port 80H



After
Port 80H



- Out 8bit port address → copy data from accumulator to a specific 8 bit port address.

ARITHMETIC INSTRUCTION

Addition

~~ADD R~~
~~ADD M~~

ADD R

Subtraction

ADD R

ADD M

Increment

ADC R → R + C → R + C + Address of HL → carry

Decrement

ADC M → R + C + Address of HL

ADD 8bit data

ACI 8bit data

DAD

~~Register pair~~ → Content of 16 bit is added to HL pair. result stored in HL

February 2021						
S	M	T	W	T	F	S
1	2	3	4	5	6	
7	8	9	10	11	12	13
14	15	16	17	18	19	20
21	22	23	24	25	26	27
28						

January 27
Wednesday

27-338 / Week 5

Subtraction

SUB R $A - R = A - R$

SUB M $= A - M$

SB.R 8 bit data $X - A - \text{data}$

SB.R $X - A - R - CY$

SB.R M 8 bit data $X - A - M - CY$

SB.R 8 bit data - A - data - CY

Increment Initial Decrement


DCR R $R - 1$

DCR M $M - 1$

DCX R $R + 1$

DAA - Decimal Adjust Accumulator

if $L_b > 9$ add 6 with if start 1000
if $H_b > 9$ add 16 with if start 1000



After DAA

$\boxed{H_b \mid 5 \mid L_b \mid 1}$

Ex:

$A = 96 \quad C = 07$

$A + C = A$

before DAA

$\boxed{H_b \mid 9 \mid L_b \mid D}$

after DAA

$\boxed{H_b \mid 1 \mid L_b \mid 1}$

January 2021					
S	M	T	W	T	F
31				1	2
3	4	5	6	7	8
10	11	12	13	14	15
17	18	19	20	21	22
24	25	26	27	28	29
30					31

28 January

Thursday

28-337 / Week 5

Full Moon ☺

Logical Instruction

AND

AND

XOR

OR

ANA R

XRA R

XOR

ANA M

XRA M

Compare

AND data

XRA data

OR

Compare

ORA R

CMP R

ORA M

CMP M

ORI data



CPI data

STC → set carry flag

CMC → complement carry flag

CMA → complement each bit of accumulator

RLC → Rotate accumulator left




February 2021						
S	M	T	W	T	F	S
1	2	3	4	5	6	
7	8	9	10	11	12	13
14	15	16	17	18	19	20
21	22	23	24	25	26	27
28						


January 29
Friday

29-336 / Week 5


RRC → Rotate Right accumulator



RAL → Rotate accumulator through carry.



RAH → Rotate over Right through Carry



Branching Instruction

CALL address

RET

Jumping Instruction

JMP Address

JC → carry

JNC → No carry

JP → positive

~~JM~~ → Minus

JPE → Parity Even

JPO → Parity odd

JZ → Zero

JNZ → No zero

30 January

Saturday

30-335 / Week 5

January 2021						
S	M	T	W	T	F	S
31				1	2	
3	4	5	6	7	8	9
10	11	12	13	14	15	16
17	18	19	20	21	22	23
24	25	26	27	28	29	30

~~BNZ~~ ~~NEZ~~ zero

Conditional calls

CC \rightarrow call carry CPE \rightarrow even parity

CNC \rightarrow no carry CPO \rightarrow odd parity

CP \rightarrow positive CZ \rightarrow zero

CM \rightarrow minuspole CNZ \rightarrow no zero

RST n \rightarrow Restart (0 to 7)

↳ this instruction transfers the program control to a specific memory address. The processor multiplies the RST number by 8 to calculate the vector address.

31 Sunday

Control Instruction

NOP \rightarrow No operation \rightarrow fetch, decode but no execution

HLT \rightarrow halts the program

SIM


RIM \rightarrow Set Interrupt Mask \rightarrow multiplex instruction

used to implement RST 7.5, 6.5, 5.5 and serial data output

March 2021						
S	M	T	W	T	F	S
1	2	3	4	5	6	
7	8	9	10	11	12	13
14	15	16	17	18	19	20
21	22	23	24	25	26	27
28	29	30	31			

February 1
Monday

0



RDM → ~~Read~~ Read, Interrupt Mask

Multipurpose instruction used to read the state of interrupt 7.S, 6.S, 5.S and serial data input.

