

16 February

Tuesday

47-318 / Week 8

Specs

CMOS

Atmega - 2560 → 100 pin

February 2021						
S	M	T	W	T	F	S
1	2	3	4	5	6	
7	8	9	10	11	12	13
14	15	16	17	18	19	20
21	22	23	24	25	26	27
28						

- * High performance, low power Atmel® AVR® 8-bit controller
- * Advanced RISC Architecture
- * 135 instructions — most single clock cycle execution
- * 32 × 8 general purpose working registers
- * Fully static operation.
- * up to 16 MIPS throughput at 16MHz. million instruction per second
- * on-chip 2-cycle multiplier
 - within 2 clock cycle the multiplication will done.
- * 256 KBytes flash memory.
- * 4 KB EEPROM
- * 8 KB SRAM
- * write /erase cycle — 10,000 Flash / 100,000 EEPROM

March 2021						
S	M	T	W	T	F	S
1	2	3	4	5	6	
7	8	9	10	11	12	13
14	15	16	17	18	19	20
21	22	23	24	25	26	27
28	29	30	31			

February 17

Wednesday

48-317 / Week 8



-) Two 8-bit Timer / Counter with Separate Prescaler and Compare mode.
-) Four 16-bit T/c with Separate prescaler, compare and capture mode.
-) Real time Counter with separate Oscillator.
-) ~~Four~~ 8-bit PWM channels
-) ~~12~~ PWM channels with programmable Resolution from 2 to 16 bits
-) output Compare Modulator.
-) ~~16~~ - channel, 10-bit ADC
-) ~~1~~ programmable Serial USART
-) Master / Slave SPI Serial Interface
-) Byte Oriented 2-wire Serial Interface
-) On-chip analog Comparator
-) Programmable switching Timer with Separate on-chip oscillator.

February 2021						
S	M	T	W	T	F	S
1	2	3	4	5	6	
7	8	9	10	11	12	13
14	15	16	17	18	19	20
21	22	23	24	25	26	27
28						

18 February

Thursday

49-316 / Week 8

Special Features

- # Power-on Reset and Programmable Brown-out Detection
- # Internal Calibrated Oscillators
- # External and Internal interrupt source
- # Six sleep modes : Radio, ADC noise reduction, Power-Save, Power-down, Standby and Extended Standby.

I/O and package

- # 32 programmable I/O lines

Power Consumption

Active mode : 1 MHz, I_{DD} = 500 μA

Power down mode : 0.1 μA at 1.8V

Speed Grade

0-2 MHz → 1.8V - 5.5W


0-16 MHz → 1.8V - 5.5W

March 2021						
S	M	T	W	T	F	S
1	2	3	4	5	6	
7	8	9	10	11	12	13
14	15	16	17	18	19	20
21	22	23	24	25	26	27
28	29	30	31			

February 19
Friday

50-315 // Week 8

PL - part of A, B, C, D, E, F, H, D, I, K, L



A WH

G → G WH

for Configuration at port we had to configure
how register for it

- 1. Data Register (DR)
- 2. Output Register (OR)
- 3. Input Register (IR)

~~Register~~

If I write 1 in DR then the port will be
Configured & if I write 0 in DR then
the port will be unconfigured & output

is 0. If I write 1 in DR then the port is
Configured & pull-up will be off. If I write 0
in DR then pull-up will be on & the output

changes the next comes the port pins can
be 0 or 1, even if the pins in the