

# 16 February

Tuesday

47-318 / Week 8

Specs

February 2021						
S	M	T	W	T	F	S
	1	2	3	4	5	6
7	8	9	10	11	12	13
14	15	16	17	18	19	20
21	22	23	24	25	26	27
28						

→ CMOS  
Atmega-2560 → 100 pin

- \* High performance, low power Atmel® AVR® 8-bit controller
- \* Advanced RISC Architecture
- \* 135 instructions — most single clock cycle ~~at~~ Execution
- \* 32 x 8 general purpose working registers
- \* Fully static operation.
- \* up to 16 MDPS throughput at 16MHz.   
 million instruction per second
- \* on-chip 2-cycle multiplier   
 ↳ within 2 clock cycle the multiplication will done.
- \* 256 KBytes Flash memory.
- \* 4 KB EEPROM
- \* 8 KB SRAM
- \* write/erase cycle — 10,000 Flash / 100,000 EEPROM

March	2021						
S	M	T	W	T	F	S	
1	2	3	4	5	6		
7	8	9	10	11	12	13	
14	15	16	17	18	19	20	
21	22	23	24	25	26	27	
28	29	30	31				

# February 17

Wednesday

48-317 / Week 8

- \* Two 8-bit Timer / Counter with Separate Prescaler and Compare mode.
- \* Four 16-bit T/C with Separate prescaler, compare and capture mode.
- \* Real time Counter with separate Oscillator.
- \* Four 8-bit PWM channels
- \* 12 PWM channels with programmable Resolution from 2 to 16 bits
- \* Output Compare Modulator.
- \* 16 - channel, 10-bit ADC
- \* Programmable Serial USART
- \* Master / Slave SPI Serial Interface
- \* Byte oriented 2-wire Serial Interface
- \* On-chip analog Comparator
- \* Programmable watchdog timer with separate on-chip oscillator.

# 18 February

## Thursday

49-316 / Week 8

February 2021						
S	M	T	W	T	F	S
	1	2	3	4	5	6
7	8	9	10	11	12	13
14	15	16	17	18	19	20
21	22	23	24	25	26	27
28						

### Special Features

- # Power on Reset and Programmable Brown-out Detection
- # Internal Calibrated Oscillator
- # External and Internal Interrupt Source
- # Six sleep modes: Idle, ADC noise reduction, Power-Save, Power-down, Standby and Extended Standby.

### I/O and package

- # 86 programmable I/O lines

### Power Consumption


Active mode : 1 MHz , 1.8V : 500  $\mu$ A

Power down mode : 0.1  $\mu$ A at 1.8V

### Speed Grade

D-2 MHz  $\rightarrow$  1.8V - 5.5V

D-16 MHz  $\rightarrow$  4.5V - 5.5V

ID - port  $\rightarrow$  A, B, C, D, E, F, H, J, K, L  


For Configuration of ports we need to configure three registers for it

1- Data Direction register (DDRx)

2- Output Register (PORTx) x - PORT Name

3- Input Register (PINx)

~~DDRx register~~

If I write 1 in DDR means the port bit is configured to output. If I write 0 in DDR means the port bit is configured to input.

In PORT register if I write 1 means the bit is configured to pull-up and output. If I write 0 the pull-up resistor off and to output.

Whenever the reset comes this ~~PORT~~ PORT pins are set to high, even if the there is no clock.