CA_Lab3

K. Ram Mohan COE19B055

Verilog Code:

```
// Module for Full adder
module FA (in0, in1, cin, sum);
  input in0, in1, cin;
  output sum;
  xor(sum, in0, in1, cin);
endmodule
// Module fpr recursive doubling based adder
module RCDA (a, b, c_input, sum, carry);
  input[63:0] a, b;
  input c_input;
  output[63:0] sum;
  output carry;
  // 00-> kill, 01->propagate, 10->generate
  reg[1:0] kgp[0:63];
  reg[63:0] Cin;
  reg[1:0] tmp1, tmp2;
  reg[1:0] kgp2[0:63];
  reg[1:0] kgp_t1[0:63];
  reg[1:0] kgp_t2[0:63];
```

```
reg[6:0] i, j, k, m, n;
always @(*) begin
  // tmp[1] = a[0]&b[0] | a[0]&cin | b[0]&cin;
  // tmp[0] = a[0]&b[0] | a[0]&cin | b[0]&cin;
  // kgp[0] = tmp;
  // Calculating kgp for 0th bit based on carry input given
  if(a[0]==0 \& b[0]==0)
    kgp[0] = 2'b00;
  else if(a[0]==1 & b[0]==1)
    kgp[0] = 2'b10;
  else if((a[0]==1 & b[0]==0) | (a[0]==0 & b[0]==1)) begin
    if(c_input==1)
       kgp[0] = 2'b10;
    else
       kgp[0] = 2'b00;
  end
  i = 7'b0000001;
  // While loop to calculate kgp for remaining bits based on value of 'a' and 'b'
  while(i<=63) begin
    if(a[i]==0 \& b[i]==0)
       kgp[i] = 2'b00;
    else if(a[i]==1 & b[i]==1)
       kgp[i] = 2'b10;
    else
       kgp[i] = 2'b01;
```

```
i=i+1;
end
// Making a temporary kgp's for modification during recursive doubling
for (i = 0; i <= 63; i = i + 1) begin
  kgp2[i] = kgp[i];
  kgp_t1[i] = kgp[i];
end
i=7'b0000001;
while(i<=63) begin
 j = i;
  while(j<=63) begin
    tmp1 = kgp_t1[j-i];
    tmp2 = kgp_t1[j];
    if (tmp2==2'b00) begin
      kgp2[j] = 2'b00;
    end
    else if(tmp2==2'b10) begin
      kgp2[j] = 2'b10;
    end
    else begin
      kgp2[j] = tmp1;
    end
    j=j+1;
  end
```

```
for(k=0; k<=63; k=k+1) begin
       kgp_t1[k] = kgp2[k];
    end
    i=i<<1;
  end
  i=7'b0000000;
  while(i<=63) begin
    if(kgp2[i]==2'b10) begin
       Cin[i] = 1;
    end
    else begin
       Cin[i] = 0;
    end
    i=i+1;
  end
end
FA fa1(a[0], b[0], c_input, sum[0]);
FA fa2(a[1], b[1], Cin[0], sum[1]);
FA fa3(a[2], b[2], Cin[1], sum[2]);
FA fa4(a[3], b[3], Cin[2], sum[3]);
FA fa5(a[4], b[4], Cin[3], sum[4]);
FA fa6(a[5], b[5], Cin[4], sum[5]);
FA fa7(a[6], b[6], Cin[5], sum[6]);
FA fa8(a[7], b[7], Cin[6], sum[7]);
```

```
FA fa9(a[8], b[8], Cin[7], sum[8]);
```

```
FA fa38(a[37], b[37], Cin[36], sum[37]);
```

```
// assign sum = kgp2[5];
// assign sum=Cin;
assign carry = Cin[63];
endmodule
module RCDA_TB;
reg[63:0] a, b;
wire[63:0] sum;
wire carry;
RCDA rcda1(a, b, 1'b0, sum, carry);
initial begin
 // a=2690579312231400633 b=8180393319283454732 sum=10870972631514855445
carry=0
 // a=15703793010140570380 b=8400695157779202120
 #10
carry=1
```

```
end
```

```
initial begin
  $monitor(" in1=%b \n in2=%b \n sum=%b \n carry=%b", a, b, sum, carry);
  $dumpfile("rcda.vcd");
  $dumpvars(0, rcda1);
end
endmodule
```

Output:

```
C:\Users\rammo\OneDrive\Documents\CA\Lab\Lab3>iverilog -o rdca rdca.v
C:\Users\rammo\OneDrive\Documents\CA\Lab\Lab3>vvp rdca
VCD info: dumpfile rcda.vcd opened for output.
carry=0
carry=1
carry=1
C:\Users\rammo\OneDrive\Documents\CA\Lab\Lab3>
```

Wave form:

