

Assignment#1- Lab1

Jun Park / 28969360

Part I: Vector Addition Example

* Code (Vitis HLS)

```
#include "ap_int.h"
#include "ap_fixed.h"
#include "hls_math.h"

void pl_vecadd(float a[1024], float b[1024], float c[1024])
{
    #pragma HLS INTERFACE m_axi port=a offset=slave bundle=data0
    #pragma HLS INTERFACE s_axilite register port=a bundle=ctrl
    #pragma HLS INTERFACE m_axi port=b offset=slave bundle=data1
    #pragma HLS INTERFACE s_axilite register port=b bundle=ctrl
    #pragma HLS INTERFACE m_axi port=c offset=slave bundle=data2
    #pragma HLS INTERFACE s_axilite register port=c bundle=ctrl
    #pragma HLS INTERFACE s_axilite register port=return bundle=ctrl

    for (int i = 0; i < 1024; i += 1)
    {
        #pragma HLS pipeline
        c[i] = a[i] + b[i];
    }
}
```

* Synthesis Summary report (Vitis HLS)

General Information

Date: Thu Nov 9 17:53:17 2023

Version: 2023.1 (Build 3854077 on May 4 2023)

Project: vecadd_hls

Solution: solution1 (Vivado IP Flow Target)

Product family: zynqplus

Target device: xck26-sfvc784-2LV-c

Timing Estimate

Target	Estimated	Uncertainty
100.0MHz	136.99MHz	370.37MHz

Performance & Resource Estimates

96

☒ Modules

☒ Loops

☐ IP

☐ Bus

☐ Flow

☐ ?

Modules & Loops	Issue Type	Violation Type	Distance	Slack	Latency(cycles)	Latency(ns)	Iteration Latency	Interval	Trip Count	Pipelined	BRAM	DSP	FF	LUT	URAM
<div> <div></div> <div>pL_vecadd</div> </div> <div> <div></div> <div>VITIS_LOOP_14_1</div> </div>				-	1045	1.045E4		1046	-	no	12	2	3684	3004	0
				-	1042	1.042E4	20	1	1024	yes	-	-	-	-	-

* Report utilization (Vivado)

[illegible]

Part II: Matrix Multiplication - (a) a plain version without any HLS pragmas

* Code (Vitis HLS)



```
#include "ap_int.h"
#include "ap_fixed.h"
#include "hls_math.h"

void pl_matmul_a(int A[16][16], int B[16][16], int AB[16][16])
{
    int M = 16;
    int K = 16;
    int N = 16;
    #pragma HLS INTERFACE m_axi port=A offset=slave bundle=data0
    #pragma HLS INTERFACE s_axilite register port=A bundle=ctrl
    #pragma HLS INTERFACE m_axi port=B offset=slave bundle=data1
    #pragma HLS INTERFACE s_axilite register port=B bundle=ctrl
    #pragma HLS INTERFACE m_axi port=AB offset=slave bundle=data2
    #pragma HLS INTERFACE s_axilite register port=AB bundle=ctrl
    #pragma HLS INTERFACE s_axilite register port=return bundle=ctrl
    for(int i = 0; i < M; ++i)
    {for(int j = 0; j < N; ++j)
        {
            int ABij = 0;
            for(int k = 0; k < K; ++k)
            {
                ABij += A[i][k] * B[k][j];
            }
            AB[i][j] = ABij;
        }
    }
}
```

* Synthesis Summary report (Vitis HLS)

Target	Estimated	Uncertainty
100.0MHz	136.99MHz	370.37MHz

▼ Performance & Resource Estimates ⓘ

Modules & Loops	Issue Type	Violation Type	Distance	Slack	Latency(cycles)	Latency(ns)	Iteration Latency	Interval	Trip Count	Pipelined	BRAM	DSP	FF	LUT	URAM	
>  pl_matmul_e  II Violation				-	4114	4.114E4		-	4115	-	no	12	3	5117	4574	0

* Report utilization (Vivado)

[illegible]

Part II: Matrix Multiplication - (b)

an optimized version that uses ARRAY_PARTITION and PIPELINE pragmas

* Code (Vitis HLS)

```
#include "ap_int.h"
#include "ap_fixed.h"
#include "hls_math.h"
void pl_matmul_b(int A[16][16], int B[16][16], int AB[16][16])
{
    int M = 16;
    int K = 16;
    int N = 16;

    // local buffer array
    int A_buff[16][16];
    int B_buff[16][16];

    // assign the values of A and B into buffer variable
    for(int i= 0 ; i < 16; ++i)
    {
        for(int j = 0; j < 16; ++j)
        {
            A_buff[i][j] = A[i][j];
        }
    }
    for(int i = 0; i < 16; ++i)
    {
        for(int j = 0; j < 16; ++j)
        {
            B_buff[i][j] = A[i][j];
        }
    }

    #pragma HLS INTERFACE m_axi port=A offset=slave bundle=data0
    #pragma HLS INTERFACE s_axilite register port=A bundle=ctrl
    #pragma HLS INTERFACE m_axi port=B offset=slave bundle=data1
    #pragma HLS INTERFACE s_axilite register port=B bundle=ctrl
    #pragma HLS INTERFACE m_axi port=AB offset=slave bundle=data2
    #pragma HLS INTERFACE s_axilite register port=AB bundle=ctrl
    #pragma HLS INTERFACE s_axilite register port=return bundle=ctrl
    #pragma HLS ARRAY_PARTITION variable=A_buff complete dim=2
    #pragma HLS ARRAY_PARTITION variable=B_buff complete dim=1
    for(int i = 0; i < M; ++i)
    {
        for(int j = 0; j < N; ++j)
        {
            #pragma HLS PIPELINE II=1
            int ABij = 0;
            for(int k= 0; k < K; ++k)
            {
                ABij += A_buff[i][k] * B_buff[k][j];
            }
            AB[i][j] = ABij;
        }
    }
}
```

* Synthesis Summary report (Vitis HLS)

Date: Thu Nov 9 19:11:02 2023

Version: 2023.1 (Build 3854077 on May 4 2023)

Project: matmul_hls_b

Solution: solution1 (Vivado IP Flow Target)

Product family: zynqplus

Target device: xck26-sfvc784-2LV-c

Timing Estimate

Target	Estimated	Uncertainty
100.0MHz	136.99MHz	370.37MHz

Performance & Resource Estimates

☒ Modules
 ☒ Loops

Modules & Loops	Is	D	stency(cycles)	Latency(ns)	ency	Interval	unt	Pipelined	BRAM	DSP	FF	LUT	URAM
<div> pl_matmul_b </div>			806	8.060E3	-	807	-	no	8	48	3494	4867	0
<div> pl_matmul_b_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_16_2 </div>			259	2.590E3	-	259	-	no	0	0	57	149	0
<div> pl_matmul_b_Pipeline_VITIS_LOOP_22_3_VITIS_LOOP_24_4 </div>			259	2.590E3	-	259	-	no	0	0	57	149	0
<div> pl_matmul_b_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_42_6 </div>			260	2.600E3	-	260	-	no	0	48	102	1000	0

* Report utilization (Vivado)

[illegible]