

28/7/19

Unit - 1



DATE _____

PAGE _____

Introduction to VHDL

- VHDL is an acronym for VHSIC hardware Description language.
- It is a hardware description language that can be used to model a digital system at many levels of abstractions ranging from that of simple gate to completed digital electronic system, or anything in b/w.
- The VHDL language is an integrated amalgamation of -
 - sequential language + 3
 - concurrent language + 3
 - netlist language +
 - timing specifications + 2
 - waveform generation language → VHDL
- (i) The language is used to model, test & simulate & test the digital system.
- (ii) VHDL allows the description of concurrent language system. VHDL is a dataflow language rather than procedural language.

(iii) It is a multipurpose language.

Write once & use in many projects.

(iv) VHDL is portable which means project can be ported from VLSI etc.

(v) VHDL is a full type system.

(vi) It supports both synchronous & asynchronous model.

(vii) Test benches can be written.

Hardware Abstraction (Entity)

Internal view :- It specifies device's functionality & structures.

External view → It specifies the interface through which it communicates with the other models in the environment.

Hardware Abstraction of a digital system is called an entity.

One entity can be component of another entity.

Design Units :-

VHDL provides 5 different types of primary constructs which are also called design units. These are -

- 1) Entity declaration 4) Package declaration
- 2) Architecture body 5) Package body
- 3) Configuration declaration

An entity is modelled using an entity declaration and an at least one architecture body.

Brief notes :-

- 1) Entity declaration describes external view of the body entity.

Ex:- the input & output signal names.

- 2) Architecture body contains the internal description of the entity.

Ex:- As a set of interconnected components that represents the structure of the entity. Or As a set of concurrent or sequential statements that represents the behaviour of the entity.

3) Configuration declaration is used to create a configuration for an entity.

It specifies the binding of one architecture body from the many architecture bodies, that may be associated with the ~~body~~ entity.

It also specifies no. of bindings.

4) Package Declaration encapsulates (summa-

a set of related declarations such as type declarations, subtype & subprogram declarations that can be shared across design units.

5) A package body contains the definitions of subprograms declared in package declaration.

Note: VHDL system has an analyzer and a simulator.

Analyzer compiles one or more design units contained in a single file and puts them in the design library after syntax validation.

The Simulator simulates an entity in VHDL in the following steps

- 1) Elaboration
- 2) Initialization
- 3) Simulation

Architecture Modelling Styles :

Architecture block defines how the entity operates.

① Structural Style of Modelling :-

In this style model is described as a set of interconnected components

~~entity~~ Syntax :-

```
architecture identifier of entity-name is  
<declaration>;  
begin  
< statements>;  
end architecture identifier;
```

Ex. architecture HA_STRUCTURE of HALF_ADDER is

~~component declaration~~ { component XOR2
port (X, Y: In BIT; Z: Out BIT);
component AND2
~~begin~~ port (A, B: In BIT; N: Out BIT);
end component;
begin
} [X1: XOR2 port map (A, B, SUM);
AI: AND2 port map (A, B, CARRY);
end HA_STRUCTURE

component instantiation statements

These are ~~concurrent~~ statements that ~~are~~
means this order is not important.

Q

Dataflow Style of Modeling

In this modeling cycle, the flow of data through the entity is expressed primarily using concurrent signal assignment statements.

Ex:-

architecture HA_CONCURRENT of HALF_ADDER

```
begin  
concurrent signal assignment [ SUM<= A XOR B after 8ns ]-> delay  
CARRY<= B XOR B after 4ns ]-> event  
end HA_CONCURRENT;
```

The symbol $<=$ implies an assignment of value to the signal.

The signal which is assigned this value is called Target Signal.

Both statements here will run simultaneously.

(X) A)

③ Behaviour Style of Modeling :-

This style of modeling specifies the behaviour / functionality of the entity.

Statements are executed in a sequential manner.

Hence, statements use ' $<=$ ' sequential signal assignments.

Ex

```
entity LS_DFF is
    port (Q: out BIT; D, CLK: in BIT);
end LS_DFF;
architecture LS_DFF_BEH of LS_DFF is
begin
    process (D, CLK)
        begin
            if (CLK = '1') then
                Q <= D;
            end if;
        end process;
    end LS_DFF_BEH;
```

④ Mix Style of Modeling:-

All three styles can be mixed to form a single architectures.

Data Objects :-

A data objects holds a value of a specified type. It is created by an object declaration. It has 4 classes.

① CONSTANT: An object of constant class can hold a single value of a given type.

It can be declared in all the declarative VHDL statements
→ sequential → concurrent .

Syntax : constant constant_name :
constant_type := value ;

This value is assigned to the constant before simulation starts and the value can't be changed during the course of the simulation.

e.g :- constant RISE_TIME: TIME := 10ns;
constant BUS_WIDTH: INTEGER := 8;
constant NO_OF_INPUTS: INTEGER := 3;

② VARIABLES :- An object of variable class can hold a single value of a given type. In this case, different values can be assigned to the variables at different times using a variable assignment statement.

- locally stores temporary data.
- used only inside a sequential statement.
- process, function & procedures.
- visibility only inside the subprogram.
- variable assignment : ":"

Syntax :- Variable_name : Variable_type ;

Ex Variable CTRL_STATUS: BIT_VECTOR (^{10 down} to 0);

, Variable SUM: INTEGER range 0 to 100 := 10;
Variable FOUND, DONE : BOOLEAN;

③ SIGNAL :- An object belonging to the signal class holds a list of values which include the current values of the signal and a set of possible future value of the signal.

- future values can be assigned to a signal using a signal assignment statements.

→ Represents interconnection wires b/w ports

→ It may declared in declaration part of:

- packages
- entities
- blocks

- architectures

→ Signal assignment : <=

Syntax: signal SignalName: SignalType;

e.g:- signal CLOCK: BIT;

signal DATA_BUS: BITVECTOR (0 to 7);

signal GATEREALITY

signal GATE_DELAY: TIME := 10ns;

④ FILE: An object belonging to a file class contains a sequence of values.

Values can be read or written to the file using read procedures & write procedures.

Syntax:


file file_name: file_type name [openmode] is
string-expression]



file PAT 1, PAT 2: STD_LOGIC_FILE;

DATA TYPES


It represents a collection of values that the object can have and the set of operations that are allowed on it.



① SCALAR TYPES

The value ~~appears~~ belonging to these types appear in sequential order.

- Ex : BIT is a scalar type.



→ Integer, floating point & physical types are called numeric types.

Enumerated & Integer are called discrete types.

a) Enumeration types

- An enumeration type declaration defines a type that has a set of user-defined values consisting of identifier & character literals.
- It is a very powerful tool for abstract modeling

Literals (mistakes)

Identifier → name

character → 'X', 'I' & 'O'

'X' → An unknown value

'0' → false value

'1' → True value

'Z' → A tristate

eg: Type color Is (red, yellow, blue, green, orange);

type Four_Value is ('X', 'I', 'O', 'Z')

(B) Integer types

→ An integer type defines a type whose set of values falls within a specified integer range.

→ Range :- $-(2^{31} - 1)$ to $+(2^{31} - 1)$

Ex:- architecture test of test_value is begin

```
process(x)
variable a: INTEGER;
variable b: int-type;
begin
  a := 1;    -- ok
  a := -1;   -- ok
  a := 1.0;  -- error
end process;
end test;
```

(C) Floating point types / Real types :-

→ It has a set of values in a given range of real numbers.

Ex type TTL_VOL is range -5.5 to -1.4;
type REAL_DATA is range 0.0 to 31.9;

→ Range :- -1.0E38 to +1.0E38

→ Floating point literals differs from integer literals by presence of dot (.) character.
Thus, 0 is an integer literal and
0.0 is an floating pt. literal.

④ Physical type :-

- i) A physical type contains values that represent measurement of some physical quantities like time, length, voltage or current.
 - ii) It provides for a base unit & successive unit i.e., the smallest unit represent one base unit & largest is determined by range specified in declarations.
 - iii) Range is -10 STEP to +10 STEP
 - iv) Physical literals are written as an integer or a floating point literal followed by the unit name.
- eff:- type STEP_TYPE is range -10 to +10 units

STEP ;

STEP 2 = 2 STEP;

STEP 5 = 5 STEP;

and units ;

--base unit

--derived unit

--derived units

② Composite type :-

- composite types represents a collection of values.
- These are composed of elements of a single type.


It has two types

Array type

Record type

a) Array type

- Arrays are collections of objects of the same types.
- They can be 1D, 2D, 1D X 1D. They can also be of higher dimensions by then they are generally not synthesizable.



Syntax :-

type type-name is array (specification)
of data-types;

eg:- type Data is array (7 down to 0) of STD_Logic;
not string literal ("----") bit string

b) Record type:

- An object of record type is composed of elements of same or different types.
- It is analogous to Record data type in pascal and the struct declaration in C.
- Syntax :- type name is record
record
identifier: subtype-indication;
identifier: subtype-indication;
end record;

Ex:-

```
type PIN_TYPE is range 0to1;  
type MODULE is  
record  
size: INTEGER range 2to10;  
NO_OUTPUTS: PIN_TYPE;  
end record;
```

(3)

ACCESS TYPES:

- In access type, the values belonging to pointers to a dynamically located object of some other type.

It provides :-

- Analogous to pointer in other language
- Allows for dynamic allocation of storage.
- useful for implement, queries, FIFO etc.

e.g. :- type PTR is access MODULE;
type FIFO is array(0 to 63, 0 to 1)
of BIT;

④ FILE TYPES :-

- It provides access to objects that contains a sequence of values of given type.
- It represents files in host environment.
- It provide a mechanism by which a VHDL design communicate with the host environment.

Syntax:- type file-type-name is file of typenam

e.g. :- type VECTORS is file of BIT_VECTOR;
type NAMES is ~~file~~ of STRING ;

11) Some predefined data types :-

- ① BIT :- the BIT data type can only have the value 0 or 1.
- ② BIT_VECTOR :- It is the vector version of BIT type consisting of two or more bits.
- ③ STD_LOGIC :- The STD_LOGIC data type can have value X, 0, 1, Z and these values are not synthesizable.
- ④ STD_LOGIC_VECTOR :- The vector version of the STD_LOGIC type data type. Each bits that make up the vector can have the values X, 0, 1, Z.

OPERATORS :-

- ① LOGICAL :- The logical operators are and, or, nand, nor, xnor, not, xor.
→ These operators are defined for the predefined type BIT & BOOLEAN.
→ They are also defined for 1-D arrays of BIT & BOOLEAN.

→ during evaluation BIT values '0' & '1' treated as False & True values of Boolean.

e.g.

$y \leftarrow A \text{ nand } B ; -- \text{ illegal}$

$y \leftarrow @not(A \text{ and } B); -- \text{ legal}$

②

Relational

→ these operator relates b/w two variables,
these are :-

=, /=, <, <=, >, >=

→ The result of all relational operators is always the predefined type BOOLEAN.

e.g.: - $\text{BIT_VECTOR}'(0,1,1) < \text{BIT_VECTOR}'(1,0)$

→ The (=) equality & the (/=) inequality operators are predefined for any type except file types.

Table:	operator	operand	result type
	=	Any type	Boolean
	/=	"	"
	@		
		"	"

(3)

Shift Operator :-

The shift operator shifts the bits in left or right.

These are, srl, sll, sra, sla, rol, ror

srl, sll, rol

However, these operators never worked correctly & were removed from the language.

Each of the operator takes an array of BIT or BOOLEAN.

(a) SLL (shift left logical)
let $L = 11001001$

(4) ADDING OPERATOR +

There are $+$, $-$, $\%$. The operands for the $+$, $\%$, $-$ operators must be of the same numeric type & result being of same numeric type.

These operator may also be used as an array operators.

Ex:- operand for the ' $\%$ ' \rightarrow concatenation
'C' & 'A' & 'T' result \Rightarrow "CAT"

③ Multiplying Operators :-

- These are '*', '/', rem, mod.
- '*' & '/' should be applied for same type of operands of same integer or floating point.
- The result of physical type.

$$\begin{aligned} \text{if } A \text{ rem } B &= A - (A/B) * B \\ A \text{ mod } B &= A - B * N \end{aligned}$$

- - for N integer

ex $7 \text{ mod } 4$. -- has value 3

$$(-7) \text{ rem } 4 = -3$$

$$7 \text{ mod } (-4) = -1$$

$$(-7) \text{ rem } (-4) = -3$$

$\overbrace{-7 \text{ rem } 4 = -3}^{\text{same sign}}$

$$\begin{array}{r} 4 \overline{) 7} \\ -4 \\ \hline 3 \end{array}$$

Miscellaneous Operators :-

abs **

- The absolute (abs) operator is defined for any numeric type.
- The ** (exponentiation) operator is defined for the left operand to be integer or floating point type.

for right operand to be integer type

→ The NOT operator has same for bit or boolean type.

Styles of Modelling

There are 4 types of modelling

① Behavioral Modelling

→ Behavioral modeling specifies the behaviour of an entity as a set of statements that are executed sequentially in the specified orders.

→ Sequential code is called behavioral code.

→ It contains process statements, seq statements, variable and signal assignment statement, wait, case, if-else & assertion statements.

→ VHDL code is inherently concurrent process, function & procedure are

the only sections of code that are executed sequentially. However, as a whole, any of these blocks is still concurrent with any other statements placed outside it.

- Behavioral style modeling required truth table of system design.
- It consists gate level abstraction.

②

Data flow Modeling :-

- In this modeling style, the flow of data through the entity is expressed primarily using concurrent signal assignment statement.
- concurrent statement or code is called as data flow code.
- It contains concurrent statement, conditional & selected signal assignment, block statement.
- It represent behavior and view of data flow as flowing a design from I/p to O/p.

→ It requires boolean expression for design.

→ It consists of gate level abstraction or algorithm.

④ Mixed Style of Modeling :-

→ In this modeling, we mix any of the three modeling styles.

→ Within an architecture body, use component instantiation statements, concurrent signal assignment & process statement (that represent behaviour).

Types of DELAY :-


① Delta Delay :-

→ A delta delay is a very small delay (infinitesimally small).

→ It does not correspond to any real delay and actual simulation time does not advances.

→ This delay models hardware where a minimal amount of time is needed for a change to occur.

- In delta delay, there is no delay or default delay.



Signal z gets its value only at time $T + \Delta$

2) INERTIAL DELAY ↪

- Inertial delay models the delay ~~often~~ found in switching ckts.
- It represents the time for which an input value must be stable before value is allowed to propagate to the o/p.
- It is the default delay in VHDL.
- No keyword ~~on~~ need be explicitly specified.
- If no pulse rejection limit is specified, the default pulse rejection limit is the inertial delay itself.


Syntax :-

→ `signal_object <= [reject-pulse-rejection-limit]
inertial expression after inertial-
delay-value;`

6 Date _____
Page _____
 $Z \leq$ reject 4ns initial A after 1ns

It is used to filter any unwanted signals or transients on signals.

Ex :-





(3) Transport Delay :-

- Transport delay models the delay in hardware that do not exhibit any initial delay.
- This delay represents pure propagation delay that is any change in input will be transmit to the output no matter how small after specified delay.
- It is not default in VHDL.
- Use keyword transport.
- Use in Routing delays.

Syntax :-

transport expression after transport-delay-value;

e.g. : $z \leq \text{transport } A \text{ after } 10 \text{ ns};$



Concurrent & Sequential Statements :-

Concurrent statements

- 1) All statements inside an architecture block are concurrent block.
- 2) They can appear outside the process block.

- 3) Simple signal assignment statement.

- 4) Ex - process, component, instance, concurrent signal assignment.

Sequential statements

- 1) These statements are inside a process block.
- 2) Can appear only inside a process block.

- 3) Sequential variable assignment statement.

- 4) Ex - if, for, switch-case, signal assignment.


* Concurrent Signal Assignment Statement

- i) These signal assignment statements can appear outside a process block.
- ii) These are event-triggered.
- iii) They are executed whenever there is an event on a signal that appear in its expression.
- iv) These are independent & asynchronous.

~~#~~ architecture CON_SIG of FRAG is begin

$A \leftarrow B ;$
 $Z \leftarrow A ;$

Begin



* Sequential Signal Assignment statement :- (SSAS)

- Appears within process block.
- SSAS are not event triggered.
- They are executed in sequence in relation to other sequential statement that appear within process.
- Seq. statements are order dependent & synchronous.

~~ef~~ :- architecture SEQ-SIG of FRAG is

begin

Process (B)

begin

A <= B ;

*

-- A, B & Z are signals

Z <= A ;

end SEQ-SIG ;

BEGIN



Statement



Statement



END

Signal Drivers:

- A signal driver is a collection of value time pairs referred to as transaction.
- Every concurrent statement that assigns to a signal creates a driver for that signal.
- Only one driver is allowed for a signal unless it is a resolved signal.
- Initial value of the driver is taken from the default value of the declaration which is visible to the source process.

e.g:- architecture arch 4 of nand is
signal sel : std-logic;
signal Y : std-logic;

begin

Y <= not (A and B) and sel;

Y <= not (A or B) and not sel;

end arch 4;

⇒ Resolution function :- [where more than assignment]

- Where there is more than one assignment to the source signal or the signal has more than one driver and a mechanism is needed to compute the effective value of the signal called RF.
- RF consider the value of both the drivers for Z & determine the effective value.
- the value of each driver is an I/P to the RF & based on the computational performed within the RF the value returned by this function becomes the resolved value for the signal

Conditional Signal Assignment

Statement :-

- (i) It is a concurrent signal assign statement
- (ii) It selects different values for target signal based on the specified, possibly different conditions.
- (iii) It's like an If Statement.

(iv) Syntax :-

target signal <= [waveform_elements when condition];
 [] " " "

waveform_element [when condition];

e.g:- 4x1 MUX

library IEEE;

use IEEE.std_logic_1164.all;

entity MUX is

port(A,B,C,D: in std_logic_vector(3down to 0);

S0,S1: in std_logic);

Y: out std_logic_vector(3down to 0);

end MUX;

architecture behavioral of MUX is

waveform_element

Z <= 'A' after 5ns when S0='0' and S1='0' else

B " " " S0='0' and S1='1' else

C " " " S0='1' and S1='0' else

D # if when others; else

end behavioral;

* for unaffected values.

unaffected when others;

Selected Signal Assignment

Statement :-

- ① It is also a concurrent signal assignment statement.
- ② It selects different values for a targeted signal based on the value of ~~of~~ a selected expression
- ③ It is like a case statement.

Syntax :-

with expression select

target signal <= waveform_element when choice;
" " ;

.....
waveform_element when choice;

else -

So, $s \rightarrow sel$: std-logic-vector (1 down to 0)
architecture behavioral of MUX;
with sel select

$z <= A$ when "00";

B when "01";

C when "10";

D when ~~others~~ others;

end behavioral;

Block Statement :-

- ① A block statement is a concurrent statement.
- ② It can be used for major purposes:
 - To disable signal drivers by using guard
 - To limit scope of declarations, includ. signal declarations.
 - To represent a portion of a design

③ The block statement itself has no execution semantics.

④ It has 2 types :-

① Simple ② Guard Guarded

↳ Boolean type

↳ keyword GUARDED

Syntax :-

```
block-label : block [guard expression] || is
[block-header]
[block-declarations]
begin
concurrent-statement
end block [block-label];
```

ex:-

B1 : block [STROBE = 'J']
begin

Z <= guarded not A;
end block B1;

X Structural Modelling :-

① Components declaration

- A component declaration declares the name and the interface of a component.
- The interface specifies the mode & the type of ports.

Syntax :-

```
Component component-name is
  port (list_of_interface-ports);
end component [component-name];
```

ex:-

```
component NAND2
  port (A,B: in std-logic;
        Z: out std-logic);
end component;
```

Component Instantiation

- A component instantiation defines a sub-component of the entity in which it appears.
- It associates the signal in the entity with the ports of that subcomponent.
- A format of comp. Instantiation is:-

component-label : comp_name [port map (association)]

~~Component~~ -- component declaration:

```
component NAND2
    port(A, B : in std-logic;
         Z : out std-logic);
end component;
```

-- component instantiation:

```
N1: NAND2 port map (S1, S2, S3);
```

Association List :-

- It associates signals in the entity called actuals with the ports of a component called formal.
- An actual may be a signal & also be the keyword open to indicate a port that is not connected.
- Two ways to perform the association :-
 - 1) Positional
 - 2) Named

Positional Association :-

actual1, actual2, ..., actualn

Each actual in component instantiation is mapped by position.

e.g. \Rightarrow port map(s1, s2, s3);

Informal

\Rightarrow formal1 \Rightarrow actual1, formal2 \Rightarrow actual2, ...

ef

~~TI:NAND2~~

N1: NOR2 port map(DB=>MR, DZ=RDX, DA=>SI);

Generics :-

- ① They are declared in entity.
 - ② Any change in the value of a generic affects all architecture with that entity.
 - ③ A generic declares a constant object with in-mode.
The value of object must be specified at once.
 - ④ It is declared ^{along} with its ports in the entity declaration.
- ⑤ Generic information is static if can't be change during simulation.

Syntax:-

generic(generic-interface-list);

ex:- entity AND is
generic(N: NATURAL);
port(A: IN BIT_VECTOR(1 to N)
Z: OUT BIT);
end AND;
architecture GENERIC of AND is
begin

process(A)

variable AND_OUT: BIT;

begin

~~process(A)~~

AND_OUT = '1' ;

for k in 1 to N loop

AND_OUT := AND_OUT and ACK(k) ;

exit when AND_OUT = '0' ;

end loop ;

Z <= AND_OUT ;

end process

end GENERIC ;

#

CONSTANTS

① Constants are specified in ~~structure~~ ^{architecture}

② Hence any change in the value of a constant will be localised to the specific architecture only.

③

Syntax :-

constant constant-name : type := Value ;

Subprogram :-

A subprogram defines a sequential algorithm that performs a certain computation.

- 1) Functions: These are usually used for computing a single value.

A function executes in zero simulation time.

(default class in Constant)

→ functions are a part of a group of structures called subprograms.

- 2) Procedure:

- procedures are part of a group of structures called subprograms.
- procedures are small sections of code that perform an operation that is reused throughout your code.
- This serves to cleanup code as well as allow for reusability.
- Procedures can take inputs & generate outputs. They can generally be more complicated than functions.
- It is not required to pass any signals to a procedure.

Syntax of subprogram

subprogram-specification is

subprogram-item-declarations

begin

subprogram-statements

end [function/procedure] [subprogram-name]

~~SubProgram~~

- Procedure allows decomposition of large behaviours into modular sections.
- It can rather zero or more values using parameters of mode out & input.

Syntax of Procedure

procedure procedure-name (Parameter-list)

e.g. procedure Arith(A, B: in INTEGER;

OP: in OP_CODE;

Z: out INTEGER; Z ~~comp~~ ^{comp} out
BOOLEAN);

→ begin Case OP is

→ When ADD \Rightarrow Z := A + B;

→ " SUB \Rightarrow Z := A - B;

→ " MUL \Rightarrow Z := A * B;

→ " DIV \Rightarrow Z := A / B;

→ " LT \Rightarrow Z ^{cmp} := A < B;

" LE \Rightarrow Z ^{cmp} := A \leq B;

end Case;

end Arith;

procedure Call :-

A procedure call can be either sequential or concurrent statement, based on where the actual procedure call statement is present.

Syntax :-

[label :] procedure-name (list-of-actual);

#

FUNCTIONS

functions are small set of code that perform operation that is reused throughout the code.

②

→ pure function

→ impure function

→ always via a return statement → wait statements cannot be used in a function.

→

Pure functions

①

→ A pure fn is one that return the same value each time the function is called with some set of actual.

→

→ keyword is pure

Sy

→ It is default function.

→

Syntax :-

[pure/Impure] function function-name (parameter-list)

return return-type ;

e.g. pure function RISE (signal Clock:BIT)

return BOOLEAN is

begin

return Clock =>'and clock 'EVENT';

end RISE;

② IMPURE FUNCTION :-

→ It is one that potentially returns different values each time, the function is called with some set of actual.

→ It is not default.

→ Keyword - impure .

Syntax:-

Impure function function-name (parameter-list)

return return-type ;

Eg :-

Impure function RANDOM(seed: REAL) return
REAL is

Variable NUM: REAL
attribute FOREIGN of RANDOM: function
is "NUM = rand(seed);
begin
return NUM;
end RANDOM;

~~Procedure Call :-~~

Subprogram Overloading :-

Sometimes it is convenient to have
2 or more subprograms with
same name. In such a program
the subprogram name is said
to be overloaded.

Eg :- function COUNT(orange: INTEGER)
~~return~~ INTEGER;

function COUNT(Apple: INTEGER)
return INTEGER;

Both function are overloaded since they have same name, COUNT.

Ex:- COUNT(20) since 20 is integer
COUNT('I') type bit.

A call to an overloaded subprogram is ambiguous and hence an error if it is not possible to identify the exact subprogram being called using the following:

- a) Subprogram name
- b) No of actuals
- c) Types and order of actuals
- d) formals
- e) Result type

operator overloading :-

- 1) It is one of the most useful feature in the language.
- 2) When an operator symbol a standard operator symbol is made to behave differently based on the types of its operands, the operator is said to be overloaded.

type MVL is ('U', 'O', 'I', 'Z');
function "and" (L, R: MVL) return MVL;
function "or" (L, R: MVL) return MVL;
function "not" (R: MVL) return MVL;

The need for operator overloading arises from the fact that the predefined operators in the language are only defined for only for operands of certain predefined types.

Signatures :-

- 1) To overcome the problem of overloading the signatures are used.
- 2) Signatures distinguishes b/w overloaded subprograms and enumeration literals based on their parameter & result type profiles.
- 3) A signature may be used in an attribute name, entity declaration.

Syntax :-

[first parameter type, second parameter type]
[return function return type]

Library :-

library IEEE;

The IEEE 1164 std (multivalue logic system) for VHDL model interoperability is a technical standard published by IEEE.

It describes logic values to be used in electronic design automation for VHDL.

Packages :-

① Use ieee.std_logic_1164.all;

It contains definitions of types, subtypes and functions which extend the VHDL into a MVL.

It has logic values such as :

Z :- ~~use IEEE~~ high impedance value

X :- unknown value

1 :- strong one

0 :- strong zero.

U :- uninitialised

W :- weak unknown logic

L :- weak zero

H :- weak one

- :- don't care

- ② Use IEEE: std_logic_Arith.all ;
- ③ Use IEEE: std_logic_signed.all ;
- ④ Use IEEE: std_logic_unsigned.all ;

#

Advanced Features

1) Generate statements

Concurrent statements can be ~~condist~~ conditionally selected or replicated during the elaborations phase using the generate statements. There are two forms of generate statements.

a) Using the for-generation scheme

concurrent statements can be replicated on predetermined no. of times.

b) Using the if-~~statement~~ generation scheme, concurrent statements can be conditionally elaborated.

①

For-generation scheme

Syntax:-

generate_label : for generate identifier in discrete_range
[block-declarations]
begin
concurrent_statements
end generate [generate_label]

- the values in the discrete range must be globally static i.e., they must be computable at elaboration time.
- These statements can also use the generate identifiers in their expression.

Ex.

4-bit Full Adder

```
library IEEE;  
use ieee.std_logic_1164.all;  
use ieee.std_logic_ARITH.all;  
  
entity FULL_ADDER is  
port (A, B : in BIT_VECTOR(3 down to 0); Cin: in BIT;  
      S : out BIT_VECTOR(3 down to 0); Cout: out BIT);  
  
end FULL_ADDER;
```

architecture for generation of full adder is
component full-adder

```
port (PA, PB, PC : in BIT;  
      Sout, PS : out BIT);  
end component;
```

Signal Car : BIT vector (4downto0);
begin

Generate
statements
 \rightarrow $Car(0) \leftarrow cin$;
 $\rightarrow Gk : \text{for } k \text{ in down to } 0 \text{ generate}$

FA : full-adder port map (Car(k), ACK,
 B(k), Car(k+1), S(k));

end generate Gk;

Cout \leftarrow Car(4);

end for-generate;

⑨ IF-Generation scheme

Syntax: generate_label : if expression generate

Eblock declarations

begin]

concurrent statements


end generate [generate_label];

- If-generate system allow for conditional section of concurrent statement
- the expression must be globally static expression, that is it must be computable at elaboration time

* Code for 4-bit Counter

Clock

Count



entity counter4 is

port (count : in BIT;
 Q : buffer BIT_VECTOR (0 to 3));

end counter4;

Architecture of counter4 is
 Component - D_Flip_Flop

port (D, Clk : in BIT;
 Q_{uo} : out BIT);

end component;

begin

G1K: for k in D to 3 generate

G1K0: if k=0 generate

DFF: D-flip-flop port map(count,
clock, Q(k));

end generate G1K0;

G1K1_3: if k>0 generate

DFF: D-flip-flop port map(Q(k-1), Clock(k),
Q(k));

end generate G1K1_3;

end generate G1K;

end if-gen;

① Differentiate b/w Signal ass.
stt. and Variable ass. stt.



Variable

Signal

1) A variable used in a process must be declared inside the process. 1) A signal used in a process must be declared outside or inside the process.

2) A variable is only visible in the process in which it is declared.

2) A signal is visible to all process in the architecture in which it is declared.

3)

4)

5)

6)

7)

8)

9)

Variable

Signal

DATE _____

PAGE _____

- | | |
|---|--|
| 3) when a variable assigns to a value, it takes the value immediately. | 3) when a signal is assigned to a value in a process, the signal doesn't take new value until after the process has suspended. |
| 4) Do not retain their value b/w executions of subprogram in which they are declared. | 4) Have current & projected values. |
| 5) Require to reduce memory and provide fast simulation. | 5) Require large complicated data structure in the simulator to maintain their data queues. |
| 6) Variable assignment operator " $:=$ " | 6) Signal assignment operator " $<=$ ". |
| 7) Rep's local info. | 7) Rep's circuit interconnects (wires) |
| 8) Need less memory | 8) Need more memory |
| 9) update immediately | 9) update after delta delay. |

If - statement →

- An if statement selects a sequence of execution based on the value of a condition.
- The condition can be any exp that evaluates to a boolean.

Syntax :-

if boolean_expression then
sequential_statement;

{ elif boolean_expression then
sequential_statements }

else

sequential_statement]

end_if ;

Q ① if sum <= 100 then
sum := sum + 10;
end if;

② if (day = 'Sunday') then
weekend := TRUE;
elif (day = 'Saturday') then
weekend := TRUE;
else weekend := FALSE;
end if;

Case Statement - [control statement]

The case statement selects one of the branches for execution based on the value of the expression.

The expression value must be of a discrete type or of a 1D array type.

Syntax :- Case expression is

when choices \Rightarrow seq-stmt;

when choices \Rightarrow seq-stmt;

when others \Rightarrow seq-stmt;

end case ;

ex) 4x1 mux

library ieee;

use ieee.std_logic_1164.all;

entity MUX is

port (A, B, C, D : in std_logic;

S : in std_logic_vector(0 to 1);

Z : out std_logic);

end MUX;

architecture MUX_beh of MUX is

constant MUX_delay : TIME := 10ns;

begin

PMUX : process (A, B, C, D, S)

variable TEMP : STD_logic;

begin

case S is

when "00" \Rightarrow TEMP := A;

when "01" \Rightarrow TEMP := B;

when "10" \Rightarrow TEMP := C;

when "11" \Rightarrow TEMP := D;

when others \Rightarrow TEMP := 'X';

end case;

Z <= TEMP after MUX_DELAY;

end process PMUX;

end MUX-BEH;

NULL Statement :

A null statement performs no action. Its only function is to pass control on to the next statement.

The statement

null;

Loop Statement :

It is used to iterate through a set of sequential statements.

Syntax :-

① [label:] for identifier in range loop
seq-stmt;

end loop [label];

② while condition loop
sequential-stmt
end loop;

eg Factorial := 1;
For number in 2 to n loop
Factorial := factorial * number;
end loop;

Exit Statement

The exit stat is a seq-stmt that can be use only inside a loop. It causes to jump out of the innermost loop or the loop where label is specified.

Syntax :- exit[loop label][when condition];

eg Sum := 1; J = 0;

L3: loop
J := J + 2;
sum := sum * 10;

if sum > 100 then
exit L3
end if ;

end loop L3 ;

NEXT STATEMENT:

- The next stmt is also a seq. stmt that can be used only inside a loop.
- The keyword next is used

Syntax :-

next [loop-label] [when condition]

ex. For K in 10 down to 5 loop
if sum < total_sum then
sum := sum + 2;
else sum = total - sum then
next ;
else ;
null ;
end if ;
K := K + 1 ;
end loop

ASSERTION Statement :-

- 1) It is useful in modelling constraints of an entity.
- 2) The ASSERT statement is v. useful for reporting ~~text~~ textual strings to the designer.
- 3) This stmt. checks the value of a boolean expression for True or False.
- 4) If the value is true, the stmt does ~~shows~~ nothing but if the value is false the assert stmt outputs a user specified ^{text} string to the std. output to the terminal.

Syntax :-

```
assert boolean_expression  
[report_string_expression]  
[severity_expression];
```

```
if EVENT then  
  assert now=0ns or  
  (now-CLOCK) >= HOLD TIME;  
  Report "HOLD TIME Too Short";  
  Severity Failure;  
  on clk := now;  
end if;
```

Report Statement -

A report stmt. can be used to display a statement or message. It is similar to an assertion statement, but w/o the assertion check.

Syntax :-

```
report String-expression  
[Severity expression];
```

```
if EVENT then  
  assert NOW = @ns or  
    (NOW_check) >= HOLD_TIME;  
  report "Hold time too short!"  
    severity failure  
  on clk: i = now;  
end if;
```

```
if CLK='0' and CLK='1' then  
  report "clk is neither a '0' nor  
  severity error;  
end if;
```

7/9/19

Init-2



DATE _____
PAGE _____

Implementation of following circuits:-

- 1) first adder 2) subtractor 3) decoder
- 4) Encoder 5) mux 6) ALU 7) Barrel shifter
- 8) 4x4 key board encoder
- 9) multipliers 10) divider 11) Hamming code
- Encoder and correction code.

Adders :-

① Full Adder using behavioral modelling code :- [Using Truth Table]

→ library ieee;
use ieee.std_logic_1164.all;

entity half-adder is

```
port ( A, B : in std_logic;
       sum, cout : out std_logic );
end half-adder;
```

Architecture beh of half-adder is
begin

```
if (A='0' and B='0') then
  sum <= '0';
  cout <= '0';
```

elsif ($A = '0'$ and $B = '1'$) then
 sum $\leftarrow '1'$;
 cout $\leftarrow '1'$;

elsif ($A = '1'$ and $B = '0'$) then
 sum $\leftarrow '1'$;
 cout $\leftarrow '0'$;

elsif ($A = '1'$ and $B = '1'$) then
 sum $\leftarrow '0'$;
 cout $\leftarrow '1'$;

end if;
 end process;
 end BEH;

[using charact.
eqn]

* Dataflow code :- [parallel modelling]

Architecture DATA of half-adder is
 begin

sum $\leftarrow A \text{ nor } B$;

Cout $\leftarrow A \text{ and } B$;

end DATA;

-- sum = $\bar{A}B + A\bar{B}$ Cout = $\bar{A}B$

* Structural code :- [using ckt diagram]

Architecture STRUC of Half-adder is
 component XOR_2

port (A, B : in std_logic;
 C : out std_logic);

end XOR_2;

component AND-2

port (l, m : in std_logic;

n : out std_logic);

end component;

8 -- Component instantiation:-

begin


X1 : XOR2 port map (A, B, sum);

A1 : AND-2 port map (A => l, B => m, Cout => n);

end struct;

Positional association (l:p, m:p, n:p)

Named association



②

FULL ADDER :-

Algorithm :- Design a circuit which will take 2 input along with previous carry to produce a sum & carry.

* Truth table



DATE _____

PAGE _____

A	B	Cin	S	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


* Characteristic equations

AB	Cin	Cout	Sum
00	0	1	00
01	0	1	01
11	1	1	11
10	0	1	10

$$Cout = BC + AC + AB$$

$$Sum = A \oplus B \oplus C$$

* Circuit diagram



Code :- (Behavioral)

```
library ieee;  
use ieee.std_logic_1164.all;
```

```
entity full-adder is
```

```
port (A,B,Cin : IN std_logic;  
      S,Cout : OUT std_logic);
```

```
end FULL-ADDER;
```

architecture BEH of full-adder is
begin

```
process (A,B)
```

```
begin
```

```
if (a='0' and B='0' and c='0') then
```

```
    sum <= '0';
```

```
    cout <= '0';
```

```
elsif (a='0' and B='0' and c='1') then
```

```
    sum <= '1';
```

```
    cout <= '0';
```

```
elsif (a='0' and B='1' and c='0') then
```

```
    sum <= '1';
```

```
    cout <= '0';
```

```
elsif (a='0' and B='1' and c='1') then
```

```
    sum <= '0';
```

```
    cout <= '1';
```

```
elsif (a='1' and B='0' and c='0') then
```

```
    sum <= '1';
```

```
    cout <= '0';
```

```
elsif (a='1' and B='0' and c='1') then
```

```
    sum <= '0';
```

```
    cout <= '1';
```

```

if (a='1') and (B='1') and (c='1') then
    sum <='1';
cout <'1';
end if;
end process;
end beh;
```

• Dataflow ↗

~~sum e = a and so;
end date;~~

Architecture of full-adder is begin

sum <= A nor B nor C
 count <=(A and B) or (B and C) or
 (A and C);


end Date);

Structural :-

2:4 decoder using behavioral:

Algorithm :-

Block diagram :-



Truth Table :-

Input		Output
A	B	Y
0	0	$Y_0 = 0000$
0	1	$Y_1 = 0010$
1	0	$Y_2 = 0100$
1	1	$Y_3 = 1000$

Boolean eq :-

$$Y[0] = A'B'$$

$$Y[1] = A'B$$

$$Y[2] = AB'$$

$$Y[3] = AB$$



```
library IEEE;  
use IEEE.STD-LOGIC_1164.all;
```

```
entity decoder24_beh is
```

```
port (a: in STD-LOGIC_VECTOR(1 down to 0);  
      y: out " (3 down to 0)");
```

```
end decoder24_beh;
```

```
architecture beh of decoder24_beh is
```

```
begin
```

```
process (a)
```

```
begin
```

```
case a is
```

```
when "00" => y <= "0001";
```

```
when "10" => y <= "0010";
```

```
when "11" => y <= "0100";
```

```
when "01" => y <= "1000";
```

```
when others => y <= "0000";
```

```
end case;
```

```
end process;
```

```
end beh;
```

→ Entity declaration box.

a(0:0) y(3:0)

→ RTL view

a(1:0)

1
a(1:0) y(3:0)

y(3:0)

* Using dataflow code:

architecture data of decoder24 is

begin

Y₀ <= ((not A) and (not B));


Y₁ <= ((not A) and B);

Y₂ <= (A and (not B));

Y₃ <= (A and B);

end data;

Encoder 4:2



$$B_1 = \overline{A_1} \cdot \overline{A_0} + (\overline{A_2} \cdot \overline{A_3} + A_2 \cdot \overline{A_3})$$

Truth table:

IP				OP	
A ₃	A ₂	A ₁	A ₀	B ₁	B ₀
0	0	0	1	0	0
0	0	1	0	0	1
1	1	0	0	1	0
1	0	0	0	1	1

$$B_1 = A_2 + A_1$$

$$B_0 = A_1 + A_3$$

A ₃		A ₂		A ₁		A ₀		B ₁	
0	0	0	0	0	1	1	0	0	0
0	0	1	0	1	0	0	1	1	0
0	1	0	0	0	1	0	1	1	1

$$B_1 = \overline{A_3} \cdot \overline{A_2} \cdot \overline{A_1} + A_0$$

$$+ A_3 \cdot A_2 \cdot A_1$$

61 chrome part.

DATE _____
PAGE _____

```
library ieee;  
use ieee.std_logic.all;  
entity encoder is  
port ( a : in std_logic_vector(3 downto 0);  
      b : out std_logic_vector(1 downto 0);  
end encoder;
```

architecture beh of encoder is

begin

process(a)

begin

case a is

when "0000" => b <= "00";

when "0100" => b <= "01";

others "0010" => b <= "10";


when "0001" => b <= "11";

when others => b <= "zz";

end case;

end process;

end beh;



* Using logic gates:

architecture beh of encoder is

b(0) <= a(1) or a(2),


b(1) <= a(1) or a(3)

End → ;

4:1 MUX :-

A mux can be used to switch one of many i/p to a single o/p. Typically mux are used to allow large, complex pieces of hardware to be reused.

The IEEE symbol of 4:1 mux is,



where G_1 is a select symbol, G_2 is not a fraction but it means 0 - 3.
so the binary i/p on the top 2 inputs is used to select one of the inputs 0 - 3.

* Truth Table :-

I/p	s_1	s_0	O/p
A	0	0	A
B	0	1	B
C	1	0	C
D	1	1	D

* using beh. modelling :-

DATE _____
PAGE _____

library ieee;
use ieee.std_logic_1164.all;

```
entity mux is
port ( a,b,c,d,so,s1 : in std_logic;
       y : out std_logic );
end mux;
```

architecture beh of mux is

begin

```
process(a,b,c,d,so,s1)
```

begin

```
if ( s1 = '0' and so = '0' ) then
```

y <= a;

```
elsif ( s1 = '0' and so = '1' ) then
```

y <= b;

```
elsif ( s1 = '1' and so = '0' ) then
```

y <= c;

```
elsif ( s1 = '1' and so = '1' ) then
```

y <= d;

else

y <= z;

end if;

end process;

end beh;



* Entity declaration box

	g
	b
	c
	d
	so


* Using case statement ;

```
library ieee;
use ieee.std_logic_1164.all;

entity mux is
  port ( a,b,c,d : in std_logic;
         sel : std std_logic (1 down to 0);
         y : out std_logic );
end mux;

architecture entity casbeh of mux is
begin
  process (a,b,c,d,sel)
  begin
    case sel is
      when "00" => y<=a;
      when "01" => y<=b;
      when "10" => y<=c;
      when "11" => y<=d;
    end case;
  end process;
end casbeh;
```

* Using Structural modelling :-



architecture struc of mux is

component mux21 is

port (a : in std-logic ;

 b : in std-logic ;

 s : in std-logic ;

 y : out std-logic);

end component;

signal temp1, temp2 : std-logic;

begin

~~To test E0 : mux21 port map (a=>a, b=>b, s=>s1, y=>temp1);~~

~~T1 test1 : mux21 port map (a=>c, b=>d, s=>s1, y=>temp2);~~

~~T2 test2 : mux21 port map (a=>temp1, b=> temp2,~~

end ~~entity~~ struc;

8x1 MUX :

library ieee;

use ieee.std_logic_1164.all;

entity mux81 is

port (i : in std-logic-vector(7 downto 0);

 sel : in 11 (2 downto 0);

 zout : out 11);

end mux81;

architecture begin of mux81 is

begin


$z_{out} \leftarrow I(0)$ when $sel = "000"$ else
 $I(1)$ when $sel = "001"$ else
 $I(2)$ when $sel = "010"$ else
 $I(3)$ when $sel = "011"$ else
 $I(4)$ when $sel = "100"$ else
 $I(5)$ when $sel = "101"$ else
 $I(6)$ when $sel = "110"$ else
 $I(7)$, when $sel = "111"$ else

end Bl-mux;

ALU :-

ALU's comprise the combinational logic that implements logic operations such as AND, OR, NOT gate and arithmetic operations such as Adder, Subtractor.

functionally, operation of typical ALU is



Selection input			operation performs
s_2	s_1	s_0	
0	0	0	$A + B$
0	0	1	$A - B$
0	1	0	$A - I$
0	1	1	$A + I$
1	0	0	A and B
1	0	1	A or B
1	1	0	not A
1	1	1	A nor B

* Behavioral code +

Note: std_logic-with is not an official ieee supported package file & should not be used in digital designs, instead of this ~~the~~ numeric_std should be used

A signal that is defined as type signed means that the tools interpret this signal to be either +ve or -ve.

A signal that is defined as type unsigned means the signal will be only +ve.

(4-bit)

* VHDL code for ALU is

DATE _____
PAGE _____

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ALU is
port ( a: in signed(3 downto 0);
       b: in signed(3 downto 0);
       Sel: in std_logic_vector(2 downto 0);
       outp: out signed(3 downto 0));
end ALU;

architecture beh of alu is
begin
process(a,b,sel)
begin
    case sel is
        when "000" => outp <= a+b;
        when "001" => outp <= a-b;
        when "010" => outp <= a-1;
        when "011" => outp <= a+1;
        when "100" => outp <= a and b;
        when "101" => outp <= a or b;
        when "110" => outp <= not a;
        when "111" => outp <= a xor b;
        when Others => outp <= null;
    end case;
end process;
end beh;
```

Barrel Shifter:


A Barrel shifter shifts (actually rotates) the i/p data by the specified number of bits in a combinational manner.

It takes parallel data input and give shifted o/p either in left or right direction by a specific shift amount.

when shift by i/p is "0000", it will blow i/p data at the o/p w/o shifting.

for specifying shifting direction, shift-llr pin is used. when it is '0' the block will perform left shift operation & when it is '1', ~~the~~ it will perform right operation.

(4-bit)



~~assigned~~ at the place of unsigned ~~one~~,
std::logic_vector can also be used
B DATE _____
PAGE _____

* Code :-

library ieee;

use ieee.std_logic_1164.all;

entity bs4b is

port (w : in unsigned(3 downto 0);
s : in unsigned(1 downto 0);
y : out unsigned(3 downto 0));

end bs4b;

architecture beh of bs4b is

begin

process(s, w)

begin

case s is

when "00" => y <= w;

when "01" => y <= w xor 1;

when "10" => y <= w xor 2;

when others => y <= w xor 3;

end case;

end process;

end beh;

4x4 Bit Multiplier

$$\begin{array}{r} A_3 \ A_2 \ A_1 \ A_0 \\ \times B_3 \ B_2 \ B_1 \ B_0 \\ \hline \text{Result (3 down to 0)} \end{array}$$

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;


entity BM44 is
port (n1, n2 : in std_logic_vector(3 down
                                to 0);
      Result : out std_logic_vector(7 down to
                                0));
end entity BM44;

architecture beh of BM44 is
begin
  Result <= std_logic_vector(unsigned(n1) *
                            unsigned(n2));
end architecture beh;
```

#

Converter :

i) Binary to Gray



library ieee;
use ieee.std_logic_1164.all;

entity bin-gray is
port (

b0, b1, b2, b3: in std_logic);

g0, g1, g2, g3: out std_logic);

end bin-gray;

architecture dataflow of bin-gray is

begin

g0 <= b0;

g1 <= b0 NOR b1;

g2 <= b1 NOR b2;

g3 <= b2 NOR b3;

end

dataflow;

② Gray to Binary

library ieee;

use ieee.std_logic_1164.all;

entity Gray-binary is

port (G0, G1, G2, G3 : in std_logic);

 B0, B1, B2, B3 : out std_logic);

end Gray-binary;

architecture beh of Gray-binary is
begin

$$B0 \leftarrow G0;$$

$$B1 \leftarrow B0 \text{ XOR } G1;$$

$$B2 \leftarrow B1 \text{ XOR } G2;$$

$$B3 \leftarrow B2 \text{ XOR } G3;$$

end beh;

~~#~~ 7 Segment display decoder

