

ML510 Dual MicroBlaze Processor Hardware Build

February 2009




Overview

- Hardware Setup
- Software Requirements
- Download Bootloop Bitstream
- Download Application to MB_0
- Download Application to MB_1



Note: This Presentation applies to the ML510


Xilinx ML510 Board





ML510 Dual MB Hardware

- MB_0:
 - DDR2 Interface
 - BRAM
 - EMC (Flash)
 - Networking
 - UART
 - Interrupt Controller
 - GPIO
 - SPI
 - IIC
 - Timer
 - System ACE
- MB_1:
 - DDR2 Interface
 - BRAM
 - Networking
 - UART
 - Interrupt Controller
 - Timer





Additional Setup Details

- Refer to ml510_overview_setup.ppt for details on:
 - Software Requirements
 - ML510 Board Setup
 - Equipment and Cables
 - Software
 - Network
 - Terminal Programs
 - This presentation requires the 9600-8-N-1 Baud terminal setup





Hardware Setup

 Connect the Xilinx Platform Cable USB to the ML510 board



- Connect the RS232 null modem cable to the ML510 board
 - Connect to the COM1 and COM2 ports on the ML510 board





ISE Software Requirement

Xilinx ISE 10.1i SP3 software







EDK Software Requirement


Xilinx EDK 10.1i SP3 software






Software Setup

Start a Terminal Program for each UART:



Extracting the Design


- Unzip the ml510_dual_design.zip file
 - This creates ISE and EDK project directories





Run Xilinx Platform Studio

- Launch XPS project<design path>\ml510_bsb_system.xmp
 - Select Project →Launch EDKShell (1)





Download Bitstream

Download the bitstream:


impact -batch etc/download.cmd


```
bash-2.05$ impact -batch etc/download.cmd
```



Loading Bootloop into BRAM


- A memory read can be executed to test if bootloop was successfully loaded
 - Select Debug →
 Launch XMD (1)
 - Selectmicroblaze_0 (2)





XMD Setup

- The first time XMD runs on a project, the options must be set
 - Click **OK** (1)
 - Click **OK** (2)





Platform Studio



Loading Bootloop into BRAM

XMD opens and connects to the processor, using the default options

```
C:\XILINX_K.31.1.2\EDK\bin\nt\xbash.exe
         0a001093
                                     System_ACE
XC5VFX130T_U
         23300093
                           14
MicroBlaze Processor Configuration :
Interconnect.....PLBv46
MMU Type....No_MMU
No of PC Breakpoints.....1
No of Read Addr/Data Watchpoints...0
No of Write Addr/Data Watchpoints..0
Instruction Cache Support.....off
Data Cache Support......off
Exceptions Support.....off
FPU Support.....off
Hard Divider Support.....off
Hard Multiplier Support.....on - (Mul32)
Barrel Shifter Support.....off
MSR clr/set Instruction Support....on
Compare Instruction Support.....on
Connected to "mb" target. id = 0
Starting GDB server for "mb" target (id = 0) at TCP port no 1234
```



Loading Bootloop into BRAM

- To execute a memory read, type mrd 0x00000000
- This will read the memory address at the reset vector; the value should be 0xB8000000 as shown below



TestApp_Peripheral


 Download and run the TestApp_Peripheral elf file: dow TestApp_Peripheral_0/executable.elf con

```
C:\XILINX K.31.1.2\EDK\bin\nt\xbash.exe
XMD% dow TestApp_Peripheral_0/executable.elf
System Reset .... DONE
Downloading Program -- TestApp_Peripheral_0/executable.elf
        section, .vectors.reset: 0x00000000-0x00000007
        section, .vectors.sw_exception: 0x00000008-0x0000000f
        section, .vectors.interrupt: 0x00000010-0x00000017
        section, .vectors.hw_exception: 0x00000020-0x00000027
        section, .text: 0xa0000000-0xa000ad83
        section, .init: 0xa000ad84-0xa000adab
        section, .fini: 0xa000adac-0xa000adcb
        section, .rodata: 0xa000adcc-0xa000bdd9
        section, .sdata2: 0xa000bdda-0xa000bddf
        section, .data: 0xa000bde0-0xa000bffb
        section, .ctors: 0xa000bffc-0xa000c003
        section, .dtors: 0xa000c004-0xa000c00b
        section, .eh_frame: 0xa000c00c-0xa000c00f
        section, .jcr: 0xa000c010-0xa000c013
        section, .bss: 0xa000c040-0xa0011bfb
        section, .heap: 0xa0011bfc-0xa0013bff
        section, .stack: 0xa0013c00-0xa0015bff
Setting PC with Program Start Address 0x00000000
Info:Processor started. Type "stop" to stop processor
RUNNING> XMD%
```



Download the Bitstream

 View the output of a successful bitstream download in the terminal window





Create 2nd Target in XMD

• Type targets (1) to view the current target, 0 (2)

```
C:\XILINX_K.31.1.2\EDK\bin\nt\xbash.exe
        section, .text: 0xa0000000-0xa000ad83
        section. .init: 0xa000ad84-0xa000adab
        section. .fini: 0xa000adac-0xa000adcb
        section, .rodata: 0xa000adcc-0xa000bdd9
        section, .sdata2: 0xa000bdda-0xa000bddf
        section, .data: 0xa000bde0-0xa000bffb
        section, .ctors: 0xa000bffc-0xa000c003
        section, .dtors: 0xa000c004-0xa000c00b
        section, .eh_frame: 0xa000c00c-0xa000c00f
        section, .jcr: 0xa000c010-0xa000c013
        section, .bss: 0xa000c040-0xa0011bfb
        section, .heap: 0xa0011bfc-0xa0013bff
        section, .stack: 0xa0013c00-0xa0015bff
Setting PC with Program Start Address 0x00000000
XMD% con
Info:Processor started. Type "stop" to stop processor
RUNNING> XMD% targets
System(0) - Hardware System on FPGA(Device 2) Targets:
        Target(0) - MicroBlaze(1) Debug Target*
```



Create 2nd Target in XMD

- Type connect mb mdm -debugdevice cpunr 2 (1) to connect to the second cpu
- XMD connects to the 2nd processor
 - Note that this attaches through port 1235 (2)

```
C:\XILINX_K.31.1.2\EDK\bin\nt\xbash.exe
XMD% connect mb mdm -debugdevice cpunr 2
MicroBlaze Processor Configuration :
Interconnect.....PLBv46
MMU Type......No_MMU
No of PC Breakpoints.....1
No of Read Addr/Data Watchpoints...0
No of Write Addr/Data Watchpoints..0
Instruction Cache Support.....off
Data Cache Support.....off
Exceptions Support.....off
FPU Support.....off
Hard Divider Support.....off
Hard Multiplier Support.....on -
Barrel Shifter Support.....off
MSR clr/set Instruction Support....on
Compare Instruction Support.....on
Connected to "mb" target id = 1
Starting GDB server for "mb" target (id = 1) at TCP port no 1235
```



Verify Bootloop in BRAM

Type targets again (1); target 1 is now selected (2)



Verify Bootloop in BRAM

- To execute a memory read, type mrd 0x0000000
- This will read the memory address at the reset vector; the value should be 0xB8000000 as shown below

```
C:\XILINX K.31.1.2\EDK\bin\nt\xbash.exe
                                                                         _ | | ×
No of Read Addr/Data Watchpoints...0
No of Write Addr/Data Watchpoints..0
Instruction Cache Support.....off
Data Cache Support.....off
Exceptions Support.....off
FPU Support.....off
Hard Divider Support.....off
Hard Multiplier Support.....on - (Mul32)
Barrel Shifter Support.....off
MSR clr/set Instruction Support....on
Compare Instruction Support.....on
Connected to "mb" target. id = 1
Starting GDB server for "mb" target (id = 1) at TCP port no 1235
XMD% targets
System(0) - Hardware System on FPGA(Device 2) Targets:
       Target(0) - MicroBlaze(1) Debug Target
       Target(1) - MicroBlaze(2) Debug Target*
XMD% mrd 0x00000000
```



Download ELF File

Download the 2nd TestApp Peripheral ELF file from XMD dow TestApp_Peripheral_1/executable.elf
 con

```
C:\XILINX K.31.1.2\EDK\bin\nt\xbash.exe
XMD% dow TestApp_Peripheral_1/executable.elf
System Reset .... DONE
Downloading Program -- TestApp_Peripheral_1/executable.elf
        section, .vectors.reset: 0x00000000-0x00000007
        section, .vectors.sw_exception: 0x00000008-0x0000000f
        section, .vectors.interrupt: 0x00000010-0x00000017
        section, .vectors.hw_exception: 0x00000020-0x00000027
        section, .text: 0xa0000000-0xa000700f
        section, .init: 0xa0007010-0xa0007033
        section, .fini: 0xa0007034-0xa000704f
        section, .rodata: 0xa0007050-0xa0007cfd
        section, .sdata2: 0xa0007cfe-0xa0007cff
        section, .data: 0xa0007d00-0xa0007e97
        section, .ctors: 0xa0007e98-0xa0007e9f
        section, .dtors: 0xa0007ea0-0xa0007ea7
        section, .eh_frame: 0xa0007ea8-0xa0007eab
        section, .jcr: 0xa0007eac-0xa0007eaf
        section, .bss: 0xa0007ec0-0xa000d933
        section, .heap: 0xa000d934-0xa000f937
        section, .stack: 0xa000f938-0xa0011937
Setting PC with Program Start Address 0x00000000
Info:Processor started. Type "stop" to stop processor
RUNNING> XMD%
```



Download the Bitstream

 View the output of a successful bitstream download in the terminal window

```
Tera Term - COM3 VT

File Edit Setup Control Window Help

-- Entering main() --

Runnning IntcSelfTestExample() for xps_intc_1...
IntcSelfTestExample PASSED
Intc Interrupt Setup PASSED

Running TemacSgDmaIntrExample() for Hard_Ethernet_MAC...
Warning: This example could take minutes to complete without I-cache enabled
Iemac Interrupt Test PASSED.

Running ImrCtrSelfTestExample() for xps_timer_1...
ImrCtrSelfTestExample PASSED

Running Interrupt Test for xps_timer_1...
Timer Interrupt Test PASSED

-- Exiting main() --
```



- Virtex-5
 - Silicon Deviceshttp://www.xilinx.com/products/silicon_solutions
 - Virtex-5 Multi-Platform FPGA
 http://www.xilinx.com/products/silicon_solutions/fpgas/virtex/virtex5
 - Virtex-5 Family Overview: LX, LXT, SXT, and FXT Platforms
 http://www.xilinx.com/support/documentation/data_sheets/ds100.pdf
 - Virtex-5 FPGA DC and Switching Characteristics Data Sheet
 http://www.xilinx.com/support/documentation/data_sheets/ds202.pdf



- Virtex-5
 - Virtex-5 FPGA User Guide
 http://www.xilinx.com/support/documentation/user_guides/ug190.pdf
 - Virtex-5 FPGA Configuration User Guide
 http://www.xilinx.com/support/documentation/user_guides/ug191.pdf
 - Virtex-5 System Monitor User Guide
 http://www.xilinx.com/support/documentation/user_guides/ug192.pdf
 - Virtex-5 Packaging and Pinout Specification
 http://www.xilinx.com/support/documentation/user_guides/ug195.pdf



- Virtex-5 RocketIO
 - RocketIO GTP Transceivers
 http://www.xilinx.com/products/silicon_solutions/fpgas/virtex/virtex5/capabilities/RocketIO_GTP.htm
 - RocketIO GTX Transceivers
 http://www.xilinx.com/products/silicon_solutions/fpgas/virtex/virtex5/capabilities/RocketIO_GTX.htm
 - RocketIO GTP Transceiver User Guide UG196
 http://www.xilinx.com/support/documentation/user_guides/ug196.pdf
 - RocketIO GTX Transceiver User Guide UG198
 http://www.xilinx.com/support/documentation/user_guides/ug198.pdf



- Design Resources
 - ISE Development Tools and IP http://www.xilinx.com/ise
 - Integrated Software Environment (ISE) Foundation Resources
 http://www.xilinx.com/ise/logic_design_prod/foundation.htm
 - ISE Manualshttp://www.xilinx.com/support/software_manuals.htm
 - ISE Development System Reference Guide
 http://toolbox.xilinx.com/docsan/xilinx10/books/docs/dev/dev.pdf
 - ISE Development System Libraries Guide
 http://toolbox.xilinx.com/docsan/xilinx10/books/docs/virtex5_hdl/virtex5_hdl.pdf

- Additional Design Resources
 - Customer Supporthttp://www.xilinx.com/support
 - Xilinx Design Services:http://www.xilinx.com/xds
 - Titanium Dedicated Engineering:
 http://www.xilinx.com/titanium
 - Education Services:http://www.xilinx.com/education
 - Xilinx On Board (Board and kit locator):
 http://www.xilinx.com/xob

- Platform Studio
 - Embedded Development Kit (EDK) Resources
 http://www.xilinx.com/edk
 - Embedded System Tools Reference Manual
 http://www.xilinx.com/support/documentation/sw_manuals/edk10_est_rm.pdf
 - EDK Concepts, Tools, and Techniques
 http://www.xilinx.com/support/documentation/sw_manuals/edk_ctt.pdf



- PowerPC 440
 - PowerPC 440 Processorhttp://www.xilinx.com/powerpc
 - Embedded Processor Block in Virtex-5 FPGAs Reference Guide UG200
 http://www.xilinx.com/support/documentation/user_guides/ug200.pdf
 - PPC440 Virtex-5 Wrapper DS621
 http://www.xilinx.com/support/documentation/jpc440_virtex5.pdf
 - DDR2 Memory Controller for PowerPC 440 Processors DS567
 http://www.xilinx.com/support/documentation/data_sheets/ds567.pdf



- MicroBlaze
 - MicroBlaze Processorhttp://www.xilinx.com/microblaze
 - MicroBlaze Processor Reference Guide UG081
 http://www.xilinx.com/support/documentation/sw_manuals/mb_ref_guide.pdf

- Memory Solutions
 - Demos on Demand Memory Interface Solutions with Xilinx FPGAs
 http://www.demosondemand.com/clients/xilinx/001/page_new2/index.asp#35
 - Xilinx Memory Corner
 http://www.xilinx.com/products/design_resources/mem_corner
 - Additional Memory Resources
 http://www.xilinx.com/support/software/memory/protected/index.htm
 - Xilinx Memory Interface Generator (MIG) 2.2 User Guide
 http://www.xilinx.com/support/documentation/ip_documentation/ug086.pdf
 - Memory Interfaces Made Easy with Xilinx FPGAs and the Memory Interface Generator
 http://www.xilinx.com/support/documentation/white_papers/wp260.pdf



- ChipScope Pro
 - ChipScope Pro 10.1i Serial IO Toolkit User Manual
 http://www.xilinx.com/ise/verification/chipscope_pro_siotk_10_1_ug213.pdf
 - ChipScope Pro 10.1i ChipScope Pro Software and Cores User Guide
 http://www.xilinx.com/ise/verification/chipscope pro sw_cores 10_1_ug029.pdf

Ethernet

- Virtex-5 Embedded Tri-Mode Ethernet MAC Wrapper Data Sheet
 http://www.xilinx.com/support/documentation/ip_documentation/
 v5_emac_ds550.pdf
- Virtex-5 Embedded Tri-Mode Ethernet MAC Wrapper Getting Started Guide http://www.xilinx.com/support/documentation/ip_documentation/ v5 emac_gsg340.pdf
- Virtex-5 Tri-Mode Ethernet Media Access Controller User Guide
 http://www.xilinx.com/support/documentation/user_guides/ug194.pdf
- LightWeight IP (lwIP) Application Examples XAPP1026
 http://www.xilinx.com/support/documentation/application_notes/xapp1026.pdf

- PLB v4.6 IP
 - Processor Local Bus (PLB) v4.6 Data Sheet DS531
 http://www.xilinx.com/support/documentation/ip_documentation/plb_v46.pdf
 - Multi-Port Memory Controller (MPMC) DS643
 http://www.xilinx.com/support/documentation/ip_documentation/mpmc.pdf
 - XPS Multi-CHannel External Memory Controller (XPS MCH EMC) DS575
 http://www.xilinx.com/support/documentation/ip_documentation/
 xps_mch_emc.pdf
 - XPS LocalLink TEMAC DS537
 http://www.xilinx.com/support/documentation/ip_documentation/xps_ll_temac.pdf
 - XPS LocalLink FIFO DS568
 http://www.xilinx.com/support/documentation/ip_documentation/xps_ll_fifo.pdf



- PLB v4.6 IP
 - XPS IIC Bus Interface DS606
 http://www.xilinx.com/support/documentation/ip_documentation/xps_iic.pdf
 - XPS SYSACE (System ACE) Interface Controller DS583
 http://www.xilinx.com/support/documentation/ip_documentation/xps_sysace.pdf
 - XPS Timer/Counter DS573
 http://www.xilinx.com/support/documentation/ip_documentation/xps_timer.pdf
 - XPS Interrupt Controller DS572
 http://www.xilinx.com/support/documentation/ip_documentation/xps_intc.pdf
 - Using and Creating Interrupt-Based Systems Application Note
 http://www.xilinx.com/support/documentation/application_notes/xapp778.pdf



- PLB v4.6 IP
 - XPS General Purpose Input/Output (GPIO) DS569
 http://www.xilinx.com/support/documentation/ip_documentation/xps_gpio.pdf
 - XPS External Peripheral Controller (EPC) DS581
 http://www.xilinx.com/support/documentation/ip_documentation/xps_epc.pdf
 - XPS 16550 UART DS577
 http://www.xilinx.com/support/documentation/ip_documentation/
 xps_uart16550.pdf
 - PLBV46 to DCR Bridge Data Sheet DS578
 http://www.xilinx.com/support/documentation/ip_documentation/plbv46_dcr_bridge.pdf



IP

- Local Memory Bus Data Sheet DS445
 http://www.xilinx.com/support/documentation/ip_documentation/lmb_v10.pdf
- Block RAM Block Data Sheet DS444
 http://www.xilinx.com/support/documentation/ip_documentation/bram_block.pdf
- Microprocessor Debug Module Data Sheet DS641
 http://www.xilinx.com/support/documentation/ip_documentation/mdm.pdf
- LMB Block RAM Interface Controller Data Sheet DS452
 http://www.xilinx.com/support/documentation/ip_documentation/
 http://www.xilinx.com/support/documentation/
 http://www.xilinx.com/support/
 http://www.xilinx.com/support/
 http://www.xilinx.com/support/
 <a href="http://www.xilinx.
- Device Control Register Bus (DCR) v2.9 Data Sheet DS406
 http://www.xilinx.com/support/documentation/ip_documentation/dcr_v29.pdf



IP

- JTAGPPC Controller Data Sheet DS298
 http://www.xilinx.com/support/documentation/jp_documentation/jtagppc_cntlr.pdf
- Processor System Reset Module Data Sheet DS402
 http://www.xilinx.com/support/documentation/ip_documentation/
 processor Sysereset.pdf
- Clock Generator v2.0 Data Sheet DS614
 http://www.xilinx.com/support/documentation/ip_documentation/
 clock_generator.pdf
- Util Bus Split Operation Data Sheet DS484
 http://www.xilinx.com/support/documentation/ip_documentation/
 util_bus_split.pdf



- ML510
 - ML510 Overviewhttp://www.xilinx.com/ml510
 - ML510 Evaluation Platform User Guide UG356
 http://www.xilinx.com/support/documentation/boards_and_kits/ug356.pdf
 - ML510 Reference Design User Guide UG355
 http://www.xilinx.com/support/documentation/boards_and_kits/ug355.pdf
 - ML510 Quickstart Tutorial
 http://www.xilinx.com/products/boards/ml510/docs/ml510_quickstart.pdf



- ML510
 - ML510 Schematics
 http://www.xilinx.com/support/documentation/boards_and_kits/ml510_schematics.pdf
 - ML510 Bill of Material
 http://www.xilinx.com/support/documentation/boards_and_kits/ml510_bom.xls