MiloSAR Documentation

Version~0.1

Darryn Jordan

March 2, 2018

Contents

1	Intr	oduct	ion	2
2	Syn	thesize	m er	3
	2.1	$\mu Wire$	Interface	3
3	FPO	GA		4
	3.1	Regist	ers	4
		3.1.1	Configuration	4
		3.1.2	Channel X Status	4
		3.1.3	Synthesizer Reference Signal	5
		3.1.4	GPIO	5
		3.1.5	Cancellation	5

Chapter 1


Introduction

Chapter 2

Synthesizer

2.1 μ Wire Interface

The LMX2492EVM is packaged with a USBtoMANY converter, enabling users to program the evaluation module through its μ Wire connector using TI's CodeLoader. This process is however tedious, especially when programming two synthesizers with different waveforms. The LMX2492 datasheet provides the timing requirements and clocking structure for programming the synthesizer through its μ Wire connector pins. GPIO pins on the Red Pitaya were used to program both synthesizers efficiently. Figure 2.1 illustrates the connection between the Red Pitaya and two LMX2492 evaluation boards.



- □ Red Pitaya Extension Connector E1
- $\hfill\Box$ LO LX2492EVM microWire
- □ RF LX2492EVM microWire

Figure 2.1: Wiring diagram for connection between Red Pitaya and the LMX2492.

Chapter 3

FPGA

3.1 Registers

3.1.1 Configuration

The configuration register is currently only used to set the decimation factor for reducing sampling rate. Sixteen bits are reserved for later use.

Table 3.1: General configuration register.

			В	3							В	2			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		Res	serve	d [31	:24]					Res	serve	d [23	16]		

			В	1							В	0			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Decimation Factor [15:0]														

3.1.2 Channel X Status

Both recording channels within the FPGA require a status register to provide the CPU with the location of the RAM writer's current pointer location.

Table 3.2: Channel X status register.

			В	3							В	32			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Channel X Pointer [31:16]															

			В	1							В	30			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					Ch	anne	l X F	Pointe	er [15						

3.1.3 Synthesizer Reference Signal

Provides the FPGA with the DDS phase increment used to generate the $50\,\mathrm{MHz}$ phase reference signal.

Table 3.3: Synthesizer reference signal phase increment register.

			В	3							В	2			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					Pł	nase	Incre	ment	[31:1	[6]					

			В	1							В	0			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Phase Increment [15:0]														

3.1.4 GPIO

Table 3.4: GPIO register.

			В	3							В	2			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Clock Divisor [31:16]														

			В	31							В	80			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Cle	ock I	Diviso	or [15	:9]		E			G	PIO	N [7:0	0]		

3.1.5 Cancellation

Table 3.5: Cancellation signal phase increment register.

			В	3							В	32			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Phase Increment [31:16]														

			В	31							В	0			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					Р	hase	Incre	ement	[15:	0]					