

Project 1

Verification Plan:

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
FIFO_1	When the reset is asserted, the output signals are all desserted except the empty flag	Directed at the start of the simulation, then randomized with constraint that drive the reset to be off most of the simulation time		A checker through a reference model task to make sure the output is correct
FIFO_2	When the wr_en signal is asserted, rd_en is desserted and data_in take randomized value while the memory isn't full: the memory with address = wr_ptr will take the data_in value, wr_ack will be asserted and counter is incremented	Randomization Under wr_only constraint that the value of wr_en to be on, rd_en to be off and reset signal to be desserted	wr_ack	A checker through a reference model task and assertions for output flags to make sure the output is correct
FIFO_3	When the rd_en signal is asserted, wr_en is desserted while the memory isn't empty: the data_out = memory with address = rd_ptr	Randomization Under rd_only constraint that the value of wr_en to be on, rd_en to be off and reset signal to be desserted	Coverpoint for wr_en, rd_en and wr_ack	A checker through a reference model task and assertions for output flags to make sure the output is correct
FIFO_4	When the rd_en signal and wr_en are asserted, while the memory isn't empty or full: the data_out = memory with address = rd_ptr and the memory with address = wr_ptr will take the data_in value, wr_ack will be asserted and counter won't be affected	Randomization Under constraints that the wr_en to be on 70% of the time while rd_en is on for 30% of the time	Coverpoint for wr_en, rd_en and wr_ack	A checker through a reference model task and assertions for output flags to make sure the output is correct
FIFO_5	When the rd_en signal and wr_en are asserted, while the memory is empty: the memory with address = wr_ptr will take the data_in value, wr_ack will be asserted and counter will be incremented	Randomization Under constraints that the wr_en to be on 70% of the time while rd_en is on for 30% of the time	Coverpoint for wr_en, rd_en and empty and for wr_en, rd_en and almost empty	A checker through a reference model task and assertions for output flags to make sure the output is correct
FIFO_7	When the wr_en signal is asserted, rd_en is desserted and data_in take randomized value while the memory is full: overflow will be asserted, wr_ack will be desserted and counter isn't changed	Randomization Under constraints that the wr_en to be on 70% of the time while rd_en is on for 30% of the time	Coverpoint for wr_en, rd_en and overflow	A checker through a reference model task and assertions for output flags to make sure the output is correct
FIFO_8	When the rd_en signal is asserted, wr_en is desserted while the memory is empty: underflow is asserted and counter isn't changed	Randomization Under constraints that the wr_en to be on 70% of the time while rd_en is on for 30% of the time	Coverpoint for wr_en, rd_en and underflow	A checker through a reference model task and assertions for output flags to make sure the output is correct

Questasim snippets:





It's not 100% as it's impossible for the wr_en to be de-asserted while the wr_ack is asserted in the same instance

```
cross F cvg txn.wr en, F cvg txn.rd en, F cvg txn.wr ack;
   cross F cvg txn.wr en, F cvg txn.rd en, F cvg txn.overflow;
   cross F cvg txn.wr en, F cvg txn.rd en, F cvg txn.full;
   cross F cvg txn.wr en, F cvg txn.rd en, F cvg txn.empty;
   cross F_cvg_txn.wr_en, F_cvg_txn.rd_en, F_cvg_txn.almostfull;
   cross F cvg txn.wr en, F cvg txn.rd en, F cvg txn.almostempty;
   cross F cvg txn.wr en, F cvg txn.rd en, F cvg txn.underflow;
- CROSS cvr qp::{#cross 0#}
                                                       75.00%
                                                               100
   B) bin <auto[1],auto[1],auto[1]>
    B) bin <auto[1],auto[0],auto[1]>
                                                          276
                                                                  100.00...
                                                                   100.00...
    B bin <auto[1],auto[1],auto[0]>
                                                          231
                                                                   100.00...
    B bin <auto[0],auto[1],auto[0]>
                                                          599
                                                          348
    B bin <auto[1],auto[0],auto[0]>
                                                                 1
                                                                   100.00...
    B) bin <auto[0],auto[0],auto[0]>
                                                          486
                                                                   100.00...
   B bin <auto[0],auto[1],auto[1]>

→B) bin <auto[0],auto[0],auto[1]>

                                                           0
```

Do file:

```
vlib work
vlog -f src_files.txt
vlog -work work -vopt -sv -stats=none
+incdir+path_to_assertions_dir +define+SIM FIFO.sv
vsim -voptargs=+acc work.top -classdebug -uvmcontrol=all
add wave -position insertpoint sim:/top/fifoif/*
run -all
```

Original Code:

```
module FIFO(data_in, wr_en, rd_en, clk, rst_n, full, empty, almostfull,
almostempty, wr ack, overflow, underflow, data out);
parameter FIFO WIDTH = 16;
parameter FIFO DEPTH = 8;
input [FIFO WIDTH-1:0] data in;
input clk, rst n, wr en, rd en;
output reg [FIFO WIDTH-1:0] data out;
output reg wr ack, overflow;
output full, empty, almostfull, almostempty, underflow;
localparam max fifo addr = $clog2(FIFO DEPTH);
reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
reg [max fifo addr:0] count;
always @(posedge clk or negedge rst n) begin
       wr ptr <= 0;
       mem[wr ptr] <= data in;</pre>
        wr ptr <= wr ptr + 1;
```

```
overflow <= 1;</pre>
            overflow <= 0;</pre>
end
always @(posedge clk or negedge rst n) begin
        rd ptr <= 0;
        data out <= mem[rd ptr];</pre>
        rd ptr <= rd ptr + 1;
end
always @(posedge clk or negedge rst_n) begin
        count <= 0;
        else if ( ({wr en, rd en} == 2'b01) && !empty)
            count <= count - 1;</pre>
end
assign full = (count == FIFO DEPTH)? 1 : 0;
assign empty = (count == 0)? 1 : 0;
assign underflow = (empty && rd en)? 1 : 0;
assign almostfull = (count == FIFO_DEPTH-2)? 1 : 0;
assign almostempty = (count == 1)? 1 : 0;
endmodule
```

Code after fixing bugs and adding assertions:

```
module FIFO(fifo if.DUT fifoif);
    parameter FIFO DEPTH = 8;
    localparam max fifo addr = $clog2(FIFO DEPTH);
    reg [fifoif.FIFO WIDTH-1:0] mem [FIFO DEPTH-1:0];
    reg [max fifo addr-1:0] wr_ptr, rd_ptr;
    reg [max fifo addr:0] count;
            wr ptr <= 0;
            fifoif.wr ack <= 0;</pre>
            fifoif.overflow <= 0;</pre>
        else if (fifoif.wr en && count < FIFO DEPTH) begin //modified
            mem[wr ptr] <= fifoif.data in;</pre>
            wr ptr <= wr ptr + 1;
             fifoif.overflow <= 0;</pre>
            fifoif.wr ack <= 0;</pre>
             if (fifoif.full && fifoif.wr en)
                 fifoif.overflow <= 1;</pre>
                 fifoif.overflow <= 0;</pre>
always @(posedge fifoif.clk or negedge fifoif.rst n) begin
        rd ptr <= 0;
        fifoif.underflow <= 0;</pre>
    else if (fifoif.rd en && count != 0) begin
        fifoif.data out <= mem[rd ptr];</pre>
```

```
rd ptr <= rd ptr + 1;
        fifoif.underflow <= 0 ;</pre>
        if (fifoif.rd en && fifoif.empty)
            fifoif.underflow <= 1;</pre>
            fifoif.underflow <= 0;</pre>
end
always @(posedge fifoif.clk or negedge fifoif.rst n) begin
    if (!fifoif.rst n) begin
        if (({fifoif.wr en, fifoif.rd en} == 2'b10) && count <</pre>
FIFO DEPTH)
            count <= count + 1;</pre>
        else if ( ({fifoif.wr en, fifoif.rd en} == 2'b01) && count != 0)
            count <= count - 1;</pre>
            else if ( ({fifoif.wr en, fifoif.rd en} == 2'b11) && count ==
FIFO DEPTH) //read only
            count <= count - 1;</pre>
0) //write only
            count <= count + 1;</pre>
end
assign fifoif.full = (count == FIFO DEPTH)? 1 : 0;
assign fifoif.empty = (count == 0)? 1 : 0;
assign fifoif.almostfull = (count == FIFO DEPTH-1)? 1 : 0; // Trigger
when one slot is left
assign fifoif.almostempty = (count == 1)? 1 : 0;
```

```
assert property (@(posedge fifoif.clk)
            fifoif.full == (count == FIFO DEPTH)
        ) else $fatal("FIFO is incorrectly reporting full status!");
       assert property (@(posedge fifoif.clk)
            disable iff (!fifoif.rst n)
            fifoif.empty == (count == 0)
        ) else $fatal("FIFO is incorrectly reporting empty status!");
       assert property (@(posedge fifoif.clk)
           disable iff (!fifoif.rst n)
            fifoif.almostfull == (count == FIFO DEPTH - 1)
        ) else $fatal("FIFO is incorrectly reporting almost full
status!");
       assert property (@(posedge fifoif.clk)
            fifoif.almostempty == (count == 1)
        ) else $fatal("FIFO is incorrectly reporting almost empty
       assert property (@(posedge fifoif.clk)
           disable iff (!fifoif.rst n)
            fifoif.underflow == (fifoif.empty && fifoif.rd en)
        ) else $fatal("FIFO is incorrectly reporting underflow status!");
endmodule
```

Coverage file:

```
package FIFO Coverage pkg;
import FIFO transaction pkg::*;
class FIFO Coverage class;
  FIFO transaction class F cvg txn;
covergroup cvr gp;
  // Cross coverage between wr_en, rd_en and all control signals
      cross F cvg txn.wr en, F cvg txn.rd en, F cvg txn.wr ack;
      cross F_cvg_txn.wr_en, F_cvg_txn.rd_en, F_cvg_txn.overflow;
      cross F_cvg_txn.wr_en, F_cvg_txn.rd_en, F_cvg_txn.full;
      cross F_cvg_txn.wr_en, F_cvg_txn.rd_en, F_cvg_txn.empty;
      cross F cvg txn.wr en, F cvg txn.rd en, F cvg txn.almostfull;
      cross F_cvg_txn.wr_en, F_cvg_txn.rd_en, F_cvg_txn.almostempty;
      cross F cvg txn.wr en, F cvg txn.rd en, F cvg txn.underflow;
      endgroup
  function new();
        cvr_gp = new();
   endfunction
function void sample data(FIFO transaction_class F_txn);
  F cvg txn = F txn;
 cvr_gp.sample();
endfunction
endclass
endpackage
```

Interface:

```
interface fifo_if(clk);
parameter FIFO_WIDTH = 16;
input clk;
logic [FIFO_WIDTH-1:0] data_in;
logic rst_n, wr_en, rd_en;
logic [FIFO_WIDTH-1:0] data_out;
logic [FIFO_WIDTH-1:0] data_out;
logic wr_ack, overflow;
logic full, empty, almostfull, almostempty, underflow;

modport DUT (input clk, rst_n, wr_en, rd_en, data_in, output data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow);
modport TEST (input clk,data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow, output rst_n, wr_en, rd_en, data_in);
modport MONITOR (input clk, data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow, output rst_n, wr_en, rd_en, data_in);
endinterface
```

Monitor file:

```
import FIFO transaction pkg::*;
1
    import FIFO Scoreboard pkg::*;
    import FIFO Coverage pkg::*;
    import shared pkg::*;
    module FIFO Monitor(fifo if.MONITOR fifoif);
    FIFO transaction class fifo trans;
    FIFO Coverage class fifo cv;
    FIFO Scoreboard class fifo sb;
    initial begin
        fifo trans = new();
        fifo sb = new();
        fifo cv = new();
        forever begin
            @(negedge fifoif.clk) begin
                fifo trans.data in = fifoif.data in;
                fifo trans.rst n = fifoif.rst n;
                fifo trans.wr en = fifoif.wr en;
                fifo trans.rd en = fifoif.rd en;
                fifo trans.data out = fifoif.data out;
                fifo_trans.wr_ack = fifoif.wr_ack;
                fifo trans.overflow = fifoif.overflow;
                fifo trans.full = fifoif.full;
                fifo trans.empty = fifoif.empty;
                fifo trans.almostfull = fifoif.almostfull;
                fifo trans.almostempty = fifoif.almostempty;
                fifo trans.underflow = fifoif.underflow;
                fork
                    begin
                        fifo cv.sample data(fifo trans);
                    begin
```

Scoreboard:

```
package FIFO_Scoreboard_pkg;
import FIFO_transaction_pkg::*;
import shared_pkg::*;
class FIFO_Scoreboard_class;
     logic [15:0] mem_queue [$];
    logic [15:0] data_out_ref;
    logic full_ref, empty_ref, almostfull_ref, almostempty_ref, underflow_ref,wr_ack_ref,overflow_ref;
     function new();
              error count = 0;
    function void check_data(FIFO_transaction_class F_txn);
         reference_model(F_txn);
         if ($realtime()>0)begin
                if (F_txn.data_out === data_out_ref && F_txn.full === full_ref && F_txn.empty === empty_ref && F_txn.almostfull === almostfull_
                    $display("Error:at time %0t ns , Data_out: %0d, Full: %0d, Empty: %0d, Almostfull: %0d, Almostempty: %0d, Underflow: %0d, or $realtime(),F_txn.data_out, F_txn.full, F_txn.empty, F_txn.almostfull, F_txn.almostempty, F_txn.underflow,F_txn.overflow,F_
     function void reference model(FIFO transaction class F txn);
         if (F_txn.rst_n == 0) begin
| full_ref = 0;
              empty_ref = 1;
              almostfull_ref = 0;
              almostempty_ref = 0;
              underflow_ref = 0;
wr_ack_ref = 0;
```

```
underflow ref = 0;
    wr ack ref = 0;
   overflow ref = 0;
   mem queue.delete();
end
else begin
    if ({F_txn.rd_en , F_txn.wr_en} == 2'b11)begin
        if ($size(mem_queue) == 0)begin //empty
           mem_queue.push_back(F_txn.data_in);
           wr ack ref = 1;
           overflow ref = 0;
            underflow ref = 1;
        else if ($size(mem queue) == 8) begin //full
           data out ref = mem queue.pop front();
           underflow ref = 0;
           overflow_ref = 1;
           wr ack ref = 0;
        else begin
           mem queue.push back(F txn.data in);
           data out ref = mem queue.pop front();
           wr_ack_ref = 1;
           overflow ref = 0;
            underflow_ref = 0;
        end
    end
    else begin
        {overflow_ref , wr_ack_ref , underflow_ref } = 3'b0;
        if (F_txn.wr_en) begin
```

```
if ($size(mem_queue) < 8) begin</pre>
                  mem_queue.push_back(F_txn.data_in);
                  wr_ack_ref = 1;
                  overflow_ref = 0;
               else begin
                  wr_ack_ref = 0 ;
                  overflow_ref = 1;
               end
           else if (F_txn.rd_en)begin
               if ($size(mem_queue) > 0) begin
                  data_out_ref = mem_queue.pop_front();
                  underflow_ref = 0;
               end
               else begin
                  underflow_ref = 1;
    end
    full_ref = ($size(mem_queue) == 8)? 1 : 0 ;
    empty_ref = ($size(mem_queue) == 0)? 1 : 0 ;
    almostfull_ref = ($size(mem_queue) == 7)? 1 : 0 ;
    almostempty_ref = ($size(mem_queue) == 1)? 1 : 0 ;
endfunction
```

Testbench:

```
import FIFO_transaction_pkg::*;
import shared_pkg::*;
module fifo_tb(fifo_if.TEST fifoif);
FIFO_transaction_class fifo_trans = new ();
    initial begin
        fifoif.rst_n = 0;
       @(negedge fifoif.clk) #0;
       fifoif.rst_n = 1;
       fifo_trans.constraint_mode(0);
       fifo_trans.wr_only.constraint_mode(1);
       repeat(10000) begin
        assert(fifo_trans.randomize());
        fifoif.data_in = fifo_trans.data_in;
        fifoif.rst_n = fifo_trans.rst_n;
        fifoif.wr_en = fifo_trans.wr_en;
        fifoif.rd_en = fifo_trans.rd_en;
       @(negedge fifoif.clk) #0;
       fifo_trans.constraint_mode(0);
       fifo trans.rd only.constraint mode(1);
       fifo trans.data in.rand mode(0);
       repeat(10000) begin
       assert(fifo trans.randomize());
        fifoif.data_in = fifo_trans.data_in;
        fifoif.rst_n = fifo_trans.rst_n;
        fifoif.wr en = fifo trans.wr en;
        fifoif.rd en = fifo trans.rd en;
        @(negedge fifoif.clk) #0;
```

```
repeat(20000) begin
        assert(fifo trans.randomize());
       fifoif.data in = fifo trans.data in;
       fifoif.rst n = fifo trans.rst n;
       fifoif.wr en = fifo trans.wr en;
       fifoif.rd_en = fifo_trans.rd_en;
       @(negedge fifoif.clk) #0;
       fifo_trans.constraint_mode(0); //for coverage
       fifo trans.rand mode(0);
      fifoif.wr en =1;
         fifoif.rd_en =0;
            fifoif.data_in = 16'h1234;
          repeat(8) @(negedge fifoif.clk) #0;
         fifoif.rd en =1;
         repeat(2) @(negedge fifoif.clk) #0;
test done = 1;
    end
    endmodule
```

Top module:

```
FIFU_top.sv
     module top();
1
     bit clk;
3 ∨ //clock generation
       initial begin
4 🗸
         clk = 0;
         forever
           #1 clk = ~clk;
       end
     fifo if fifoif(clk);
     FIFO DUTf(fifoif);
     FIFO Monitor MONf(fifoif);
12
     fifo_tb TBf(fifoif);
13
     endmodule
15
```

Transaction:

```
package FIFO transaction_pkg;

class FIFO transaction_class;

rand logic [15:0] data_in;

rand logic [15:0] data_out;

logic [15:0] data_out;

logic wr_ack, overflow;

logic full, empty, almostfull, almostempty, underflow;

int RD_EN_ON_DIST, WR_EN_ON_DIST;

// constructor

function new(int RD_EN_ON_dist = 30, int WR_EN_ON_dist = 70);

RD_EN_ON_DIST = RD_EN_ON_dist;

endfunction

function void print();

$ display("data_in = %0d ,rst_n = %0d , wr_en = %0d ,rd_en = %0d ,data_out = %0d ,wr_ack = %0d ,overflow = %0d ,full = %0d ,al

endfunction

// constraints

constraint wr_signal { wr_en dist {0:=10, 1:=90}; }

constraint wr_signal { wr_en dist {1:=WR_EN_ON_DIST, 0:=100-WR_EN_ON_DIST); }

constraint wr_only( wr_en == 1; rst_n==1; wr_en == 0; }

endclass
endpackage
```

Assertion Coverage Report:

		======	=======		=======
=== Instance: /to					
=== Design Unit:	***************************************				
=======================================		======	=======	======	=======
Assertion Coverag	re:				
Assertions	,	5	5	0	100.00%
Name	File(Line)		Fa:	ilure	Pass
			Col	unt	Count
/top/ <u>DUTf</u> /#ublk#3	806607#74/assert4				
// /	FIFO.sv(103)			0	1
/top/ <u>DUIT</u> /#ublk#3	306607#74/assert3				
/+ / DUT (/ n - - 1 - n -	FIF0.sv(97)			0	1
/top/DUIT/#UDIK#3	306607#74/assert2			0	4
/+on/DUTf/#ub]k#3	FIF0.sv(91)			0	1
/ top/ <u>boll</u> /#ublk#3	806607#74/assert1 FIF0.sv(85)			0	1
/ton/DUTf/#uhlk#3	806607#74/assert0			V	1
/ cop/ boll/ #dblk#3	FIFO.sv(79)			0	1
	1110101(75)			Ü	-
==========					
=== Instance: /to	pp/ <u>TBf</u>				
=== Design Unit:	work.fifo_tb				
=======================================		======	=======		
_					
Assertion Coverag	ge:	_	_	_	
Assertions		3	3	0	100.00%
Name	File(Line)		Fai	iluno	Pass
Name	riie(Line)			unt	Count
/top/TBf/#ublk#21	17929410#14/immed 1	5			
	FIFO tb.sv(15)			0	1
/top/TBf/#ublk#21	.7929410#27/immed 2	8			
•	FIFO_tb.sv(28)			0	1
/top/ <u>TBf</u> /#ublk#21	17929410#41/immed <u>4</u>	2			

Name	File(Line)	Failure Count	Pass Count
/top/DUTf/#ublk	#306607#74/assert 4		
	FIFO.sv(103)	0	1
/top/ <u>DUTf</u> /#ublk	#306607#74/assert3		
	FIFO.sv(97)	0	1
/top/ <u>DUTf</u> /#ublk	#306607#74/assert2		
	FIFO.sv(91)	0	1
/top/ <u>DUTf</u> /#ublk	#306607#74/assert1		
	FIFO.sv(85)	0	1
/top/ <u>DUTf</u> /#ublk	#306607#74/assert0		
	FIFO.sv(79)	0	1
/top/ <u>TBt</u> /#ublk#	217929410#14/immed15		_
/+ /TD (/ - 1 -	FIFO_tb.sv(15)	0	1
/top/IBT/#ublk#	217929410#27/immed28	0	4
/+on/TDf/#ublk#	FIFO_tb.sv(28) 217929410#41/immed 42	0	1
/ cop/ <u>TBT</u> / #ub1k#	FIFO tb.sv(42)	0	1
	1110_(0.5)(42)	V	1
Total Coverage	By Instance (filtered view):	97.32%	
ŭ	,		

Code and Functional Coverage:

```
Condition Coverage for instance /\top#DUTf --
File FIFO.sv
-----Focused Condition View-----
Line 17 Item 1 (fifoif.wr_en && (count < 8))
Condition totals: 2 of 2 input terms covered = 100.00%
  Input Term Covered Reason for no coverage Hint
  fifoif.wr_en Y (count < 8) Y
  Rows: Hits FEC Target Non-masking condition(s)
 Row 1: 1 fifoif.wr_en_0 -
Row 2: 1 fifoif.wr_en_1 (count < 8)
Row 3: 1 (count < 8)_0 fifoif.wr_en
Row 4: 1 (count < 8)_1 fifoif.wr_en
-----Focused Condition View-----
Line 25 Item 1 (fifoif.full && fifoif.wr_en)
Condition totals: 2 of 2 input terms covered = 100.00%
  Input Term Covered Reason for no coverage Hint
 fifoif.full Y
fifoif.wr_en Y
```

Statement coverage can be better by increasing the loops of randomization to reach the condition (rd_en = 1, wr_en =1, and count = FIFO_DEPTH)

```
_______/FIFO_Coverage_pkg/FIFO_Coverage_class
                                                                                     94.64%
   TYPE cvr_gp
                                                                                    94.64% 100 94.64% 100.00% 100 100.00...

<u>★</u>- <u>I</u> CVP cvr_gp::{#F_cvg_txn.wr_en__0#}
                                                                                    100.00% 100 100.00...

<u>+</u>-<u>I</u> CVP cvr_gp::{#F_cvg_txn.rd_en__1#}

<u>★</u>-<u>I</u> CVP cvr_gp::{#F_cvg_txn.underflow__2#}
                                                                                    100.00% 100 100.00...

<u>→</u> CVP cvr_gp::{#F_cvg_txn.wr_en__3#}
                                                                                    100.00% 100 100.00...
                                                                                    100.00% 100 100.00...

<u>+</u> <u>I</u> CVP cvr_gp::{#F_cvg_txn.rd_en__4#}

<u>★</u> <u>I</u> CVP cvr_gp::{#F_cvg_txn.almostempty__5#}
                                                                                    100.00%
                                                                                                100 100.00...
                                                                                    100.00% 100 100.00...

<u>+</u> <u>I</u> CVP cvr_gp::{#F_cvg_txn.wr_en__6#}
                                                                                    100.00% 100 100.00...

<u>→</u>-<u>J</u> CVP cvr_gp::{#F_cvg_txn.rd_en__7#}

<u>★</u>- <u>I</u> CVP cvr_gp::{#F_cvg_txn.almostfull__8#}
                                                                                    100.00% 100 100.00...

<u>+</u> <u>I</u> CVP cvr_gp::{#F_cvg_txn.wr_en__9#}

                                                                                    100.00% 100 100.00...
                                                                                   100.00% 100 100.00...
         CVP cvr_gp::{#F_cvg_txn.rd_en__10#}
                                                                                    100.00%
                                                                                                100 100.00...

<u>★</u>- <u>J</u> CVP cvr_gp::{#F_cvg_txn.empty__11#}
                                                                                    100.00% 100 100.00...
      F_cvg_txn.rd_en__13#}
                                                                                    100.00% 100 100.00...
      ±- CVP cvr_gp::{#F_cvg_txn.full__14#}
                                                                                    100.00% 100 100.00...
```

Do file for assertions:

```
vlib work
vlog -f src_files.txt +cover
vlog -work work -vopt -sv -stats=none
+incdir+path_to_assertions_dir +define+SIM FIFO.sv
vsim -voptargs=+acc work.top -cover
run -all
coverage save top.ucdb -du FIFO -onexit
coverage report -detail -assert -cvg -directive
-comments -output Assertion_Fcoverage_reports.txt
{}
quit -sim
```

Do file for Coverage and functional Coverage:

```
vlog -f src_files.txt +cover
vsim -voptargs=+acc work.top -cover
run -all
coverage save top1.ucdb -du FIFO -onexit
quit -sim
vcover report top1.ucdb -details -annotate -all
-output Code_coverage_reports_final.txt
```