

UVM Project

Questasim snippets:


4




Reset Sequence:




Write_only Sequence:



Read_only Sequence:



Read_Write_Sequence:



Sequential Domain Coverage report

=== Design Unit: ========	work.SVA			
Assertion Covera Assertions	ge:	17	0	100.00%
Name	File(Line)		Failure Count	Pass Count
/top/DUTf/sva1/EN				
	FIFO_SVA.sv(6)		0	1
/top/DUTf/sva1/AU	_MOSTEMPTY_assertion			
	FIFO_SVA.sv(10)		0	1
/top/DUTf/sva1/Al	_MOSTFULL_assertion			
	FIFO_SVA.sv(14)		0	1
/top/DUTf/sva1/FU				
/+ /DUT (/ 1 /0)	FIFO_SVA.sv(18)		0	1
/top/DUIT/SVal/UV	/ERFLOW_assertion FIFO SVA.sv(80)		0	1
/ton/DUTf/sya1/UM	NDERFLOW assertion		V	1
/ COP/DOTT/3Va1/OT	FIFO SVA.sv(81)		0	1
/ton/DUTf/sva1/WE	R ACK HIGH assertion		•	_
, cop, 50, 5101, II.	FIFO SVA.sv(82)		0	1
/top/DUTf/sva1/WF	R ACK LOW assertion			
	FIFO SVA.sv(83)		0	1
/top/DUTf/sva1/CO	OUNTER_0_assertion			
	FIFO_SVA.sv(84)		0	1
/top/DUTf/sva1/CO	OUNTER_INC_10_assertion			
	FIFO_SVA.sv(85)		0	1
/top/DUTf/sva1/CO	DUNTER_INC_01_assertion			
	FIFO_SVA.sv(86)		0	1
/top/DUTf/sva1/CO	DUNTER_INC_11_WR_assert	ion		
	FIFO_SVA.sv(87)		0	1
/top/DUIf/sva1/CO	OUNTER_INC_11_RD_assert:	ion		
/+ /DUT (/ 4 /6/	FIFO_SVA.sv(88)		0	1
/top/DUIT/sval/CO	OUNTER_LAT_assertion		0	1
/top/DUTf/sva1/Pl	FIFO_SVA.sv(89)		0	1
/ COP/DUII/SVa1/PI	FIFO_SVA.sv(90)		0	1
/top/DUTf/sva1/RD			V	1
, cop/ 0011/3va1/ Nt	FIFO SVA.sv(91)		0	1
/top/DUTf/sva1/WF				-
,,,,	FIF0 SVA.sv(92)		0	1

Functional Coverage report

```
Directive Coverage:
                                    17
                                              17
    Directives
                                                             100.00%
DIRECTIVE COVERAGE:
Name
                                          Design Design Lang File(Line)
                                                                             Hits Status
                                          Unit UnitType
/top/DUTf/sva1/EMPTY_cover
                                         SVA
                                                 Verilog SVA FIFO_SVA.sv(7) 206 Covered
/top/DUTf/sva1/ALMOSTEMPTY_cover
                                       SVA
                                                 Verilog SVA FIFO_SVA.sv(11) 229 Covered
/top/DUTf/sva1/ALMOSTFULL_cover
                                         SVA
                                                 Verilog SVA FIFO_SVA.sv(15) 112 Covered
                                                Verilog SVA FIFO_SVA.sv(19) 82 Covered Verilog SVA FIFO_SVA.sv(95) 135 Covered
/top/DUTf/sva1/FULL_cover
                                         SVA
/top/DUTf/sva1/OVERFLOW_cover
                                          SVA
                                                 Verilog SVA FIFO_SVA.sv(96) 83 Covered
/top/DUTf/sva1/UNDERFLOW_cover
                                          SVA
/top/DUTf/sva1/WR_ACK_HIGH_cover
                                                 Verilog SVA FIFO_SVA.sv(97) 994 Covered
                                         SVA
/top/DUTf/sva1/WR ACK LOW cover
                                         SVA
                                                 Verilog SVA FIFO SVA.sv(98) 135 Covered
/top/DUTf/sva1/COUNTER_0_cover
                                          SVA
                                                 Verilog SVA FIFO_SVA.sv(99) 208 Covered
/top/DUTf/sva1/COUNTER_INC_10_cover
/top/DUTf/sva1/COUNTER_INC_01_cover
                                          SVA
                                                 Verilog SVA FIFO_SVA.sv(100) 705 Covered
                                          SVA
                                                 Verilog SVA FIFO_SVA.sv(101) 113 Covered
                                                 Verilog SVA FIFO_SVA.sv(102) 55 Covered Verilog SVA FIFO_SVA.sv(103) 37 Covered
/top/DUTf/sva1/COUNTER_INC_11_WR_cover
                                          SVA
/top/DUTf/sva1/COUNTER_INC_11_RD_cover
                                          SVA
                                                 Verilog SVA FIFO_SVA.sv(104) 126 Covered
/top/DUTf/sva1/COUNTER_LAT_cover
                                          SVA
/top/DUTf/sva1/PTR_RST_cover
                                                 Verilog SVA FIFO_SVA.sv(105) 208 Covered
                                          SVA
/top/DUTf/sva1/RD_PTR_cover
                                          SVA
                                                 Verilog SVA FIFO_SVA.sv(106) 384 Covered
/top/DUTf/sva1/WR PTR cover
                                          SVA
                                                 Verilog SVA FIFO SVA.sv(107) 994 Covered
```

The excluded cross-cover bins are due to impossible cases (wr_en = 0 and wr_ack = 1)

Code Coverage report


```
Toggle Coverage:
                                                         Bins Hits Misses Coverage
       Enabled Coverage
                                                         ----
                                                                                         0 100.00%
      Toggles
                                                          20
                                                                           20
-----Toggle Details------
Toggle Coverage for instance /\top#DUTf --
                                                                             Node 1H->0L
                                                                                                               0L->1H "Coverage"
                                                                 count[3-0] 1 1 100.00
rd_ptr[2-0] 1 1 100.00
wr_ptr[2-0] 1 1 100.00
Total Node Count =
Toggled Node Count =
Untoggled Node Count =
                                                   0
                                = 100.00% (20 of 20 bins)
Toggle Coverage
DIRECTIVE COVERAGE:
Name
                                                                Design Design Lang File(Line) Hits Status
                                                                   Unit UnitType
/\top#DUTf /sva1/EMPTY_cover SVA Verilog SVA FIFO_SVA.sv(7) 206 Covered /\top#DUTf /sva1/ALMOSTEMPTY_cover SVA Verilog SVA FIFO_SVA.sv(11) 229 Covered /\top#DUTf /sva1/ALMOSTFULL_cover SVA Verilog SVA FIFO_SVA.sv(15) 112 Covered /\top#DUTf /sva1/FULL_cover SVA Verilog SVA FIFO_SVA.sv(19) 82 Covered /\top#DUTf /sva1/OVERFLOW_cover SVA Verilog SVA FIFO_SVA.sv(95) 135 Covered /\top#DUTf /sva1/UNDERFLOW_cover SVA Verilog SVA FIFO_SVA.sv(96) 83 Covered /\top#DUTf /sva1/WR_ACK_HIGH_cover SVA Verilog SVA FIFO_SVA.sv(97) 994 Covered /\top#DUTf /sva1/WR_ACK_LOW_cover SVA Verilog SVA FIFO_SVA.sv(98) 135 Covered /\top#DUTf /sva1/COUNTER_0_cover SVA Verilog SVA FIFO_SVA.sv(99) 208 Covered /\top#DUTf /sva1/COUNTER_0_cover SVA Verilog SVA FIFO_SVA.sv(99) 208 Covered /\top#DUTf /sva1/COUNTER_0_cover SVA Verilog SVA FIFO_SVA.sv(99) 705 Covered /\top#DUTf /sva1/COUNTER_NCOUNTER_0_cover SVA Verilog SVA FIFO_SVA.sv(100) 705 Covered /\top#DUTf /sva1/COUNTER_NCOUNTER_0_Cover
                                                                                Verilog SVA FIFO_SVA.sv(100) 705 Covered
/\top#DUTf /sva1/COUNTER_INC_10_cover SVA
/\top#DUTf /sva1/COUNTER_INC_01_cover SVA Verilog SVA FIFO_SVA.sv(101) 113 Covered
/\top#DUTf /sva1/COUNTER_INC_11_WR_cover SVA
                                                                               Verilog SVA FIFO_SVA.sv(102) 55 Covered
Verilog SVA FIFO_SVA.sv(103) 37 Covered
Verilog SVA FIFO_SVA.sv(104) 126 Covered
/\top#DUTf /sva1/COUNTER_INC_11_RD_cover SVA
/\top#DUTf /sva1/COUNTER_LAT_cover SVA
/\top#DUTf /sva1/PTR_RST_cover SVA
                                                                   SVA
                                                                                Verilog SVA FIFO_SVA.sv(105) 208 Covered
/\top#DUTf /sva1/RD_PTR_cover
                                                                    SVA
                                                                                Verilog SVA FIFO_SVA.sv(106) 384 Covered
/\top#DUTf /sva1/WR_PTR_cover
                                                                    SVA
                                                                                Verilog SVA FIFO_SVA.sv(107) 994 Covered
```

```
Statement Coverage:
Enabled Coverage
                                 Bins Hits Misses Coverage
                               27 27 0 100.00%
    Statements
-----Statement Details------
Statement Coverage for instance /\top#DUTf --
   Line Item
                                                   Source
  File FIFO.sv
                                                   module FIFO(fifo_if.DUT fifoif);
                                                   parameter FIFO_DEPTH = 8;
localparam max_fifo_addr = $clog2(FIFO_DEPTH);
                                                   reg [fifoif.FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
                                                   reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
reg [max_fifo_addr:0] count;
                                                    always @(posedge fifoif.clk or negedge fifoif.rst_n) begin if ([fifoif.rst_n) begin //resetting all values to 0 wp.tr <= 0; fifoif.wr.ack <= 0;
                                          2187
                                                           393
    15
16
17
18
19
20
21
22
                                           1108
1108
                                                           end else begin
fifoif.wr_ack <= 0;
fifoif.overflow <= 0;
```

```
Directive Coverage:
   Directives
                                      17
                                              17
                                                           0 100.00%
DIRECTIVE COVERAGE:
                                           Design Design Lang File(Line) Hits Status
Name
                                           Unit UnitType
/\top#DUTf /sva1/EMPTY_cover
                                                  Verilog SVA FIFO_SVA.sv(7) 206 Covered Verilog SVA FIFO_SVA.sv(11) 229 Covered
/\top#DUTf /sva1/ALMOSTEMPTY_cover
                                           SVA
/\top#DUTf /sva1/ALMOSTFULL_cover
                                           SVA
                                                  Verilog SVA FIFO_SVA.sv(15) 112 Covered
/\top#DUTf /sva1/FULL_cover
                                           SVA
                                                  Verilog SVA FIFO_SVA.sv(19)
                                                                                   82 Covered
/\top#DUTf /sva1/OVERFLOW_cover
/\top#DUTf /sva1/UNDERFLOW_cover
                                           SVA
                                                  Verilog SVA FIFO_SVA.sv(95) 135 Covered
                                                  Verilog SVA FIFO_SVA.sv(96)
                                           SVA
                                                                                   83 Covered
                                                  Verilog SVA FIFO_SVA.sv(97) 994 Covered
/\top#DUTf /sva1/WR_ACK_HIGH_cover
/\top#DUTf /sva1/WR_ACK_LOW_cover
                                           SVA
                                                  Verilog SVA FIFO_SVA.sv(98) 135 Covered
                                           SVA
/\top#DUTf /sva1/COUNTER_0_cover
                                                                 FIFO_SVA.sv(99)
                                           SVA
                                                  Verilog SVA
                                                                                  208 Covered
/\top#DUTf /sva1/COUNTER INC 10 cover
                                                                 FIFO SVA.sv(100) 705 Covered
                                           SVA
                                                  Verilog
                                                           SVA
/\top#DUTf /sva1/COUNTER_INC_01_cover
                                           SVA
                                                  Verilog
                                                           SVA
                                                                 FIFO_SVA.sv(101) 113 Covered
/\top#DUTf /sva1/COUNTER_INC_11_WR_cover SVA
                                                  Verilog SVA
                                                                 FIFO_SVA.sv(102) 55 Covered
/\top#DUTf /sva1/COUNTER_INC_11_RD_cover SVA
                                                  Verilog
                                                           SVA
                                                                 FIFO_SVA.sv(103) 37 Covered
/\top#DUTf /sva1/COUNTER_LAT_cover
                                           SVA
                                                  Verilog
                                                           SVA
                                                                 FIFO_SVA.sv(104) 126 Covered
/\top#DUTf /sva1/PTR_RST_cover
                                           SVA
                                                  Verilog SVA
                                                                FIFO_SVA.sv(105) 208 Covered
/\top#DUTf /sva1/RD_PTR_cover
/\top#DUTf /sva1/WR_PTR_cover
                                                  Verilog SVA FIFO_SVA.sv(106) 384 Covered
                                           SVA
                                                  Verilog SVA FIFO_SVA.sv(107) 994 Covered
                                           SVA
Statement Coverage:
                                   Bins
                                              Hits Misses Coverage
   Enabled Coverage
    Statements
```

```
Condition Coverage:
  Enabled Coverage Bins Covered Misses Coverage
  Conditions
                                         0 100.00%
-----Condition Details-----
Condition Coverage for instance /\top#DUTf /sva1 --
File FIFO SVA.sv
Condition totals: 1 of 1 input term covered = 100.00%
      Input Term Covered Reason for no coverage Hint
 (FIFO.count == 0) Y
  Rows:
            Hits FEC Target
                                 Non-masking condition(s)
 Row 1: 1 (FIFO.count == 0)_0 -
Row 2: 1 (FIFO.count == 0)_1 -
-----Focused Condition View------
Line 9 Item 1 (FIFO.count == 1)
Condition totals: 1 of 1 input term covered = 100.00%
```

How the UVM testbench work



The UVM testbench for the FIFO module operates through several stages, starting from the top module and moving through driving the interface, monitoring, and analyzing the output.

Top-Level Module

The test starts with the `FIFO_test` class, which extends `uvm_test`. This is where I handle the configuration, environment setup, and all the sequences that drive the FIFO. In the `build_phase`, I create instances of:

- `FIFO env`, which contains the environment components like the agent,
- `fifo_config`, which holds the testbench configuration, including the virtual interface,
- Various sequences ('seq_reset', 'wr_seq', 'rd_seq', 'rw_seq') that define specific operations to be applied to the FIFO.

I ensure that the virtual interface `FIFO_if` is correctly retrieved from the configuration database using `uvm_config_db`. This interface is essential for connecting the testbench to the DUT.

Driving the Interface

Once the environment is set up, the next step is driving the interface through the agent. The agent, which is created in `FIFO_env`, consists of:

- **Driver:** This component takes transactions from the sequencer and converts them into low-level signals on the FIFO interface.
- **Sequencer:** I control the execution of different sequences here. The sequencer feeds transactions to the driver based on the current sequence (reset, write-only, read-only, or read-write). These sequences are started in the `run_phase`, where I raise objections to keep the simulation running until all sequences are done.

Monitoring the Output

The monitor, also part of the agent, passively observes the interface signals. It captures any activity happening on the interface, like data being written or read, and packages this information into transactions. This way, I can monitor the behavior of the FIFO without influencing the signals directly.

Analyzing the Output (Scoreboard)

Finally, the scoreboard takes the monitored transactions and compares the actual results with the expected behavior. This is where I verify that the FIFO is functioning correctly, ensuring that the data written into the FIFO matches the data being read out. If there's any mismatch or if specific properties are violated (like FIFO overflow or underflow), the scoreboard will flag those errors.

I provide feedback during the test through UVM messages (`uvm_info`), which helps in tracking progress and diagnosing any issues. Once all the sequences are complete, I drop the objection to signal the end of the simulation.

This testbench structure allows me to thoroughly verify the FIFO module, ensuring that it behaves as expected under various conditions.

Verification Plan:

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
FIFO_1	When the reset is asserted, the output signals are all desserted except the empty flag	Directed at the start of the simulation, then randomized with constraint that drive the reset to be off most of the simulation time		A checker through a reference model task to make sure the output is correct, with assertion. PTR_RST_assertion: Ensures that both the read and write pointers are reset to 0 after a reset.
FIFO_2	When the wr_en signal is asserted, rd_en is desserted and data_in take randomized value while the memory isn't full: the memory with address = wr_ptr will take the data_in value, wr_ack will be asserted and counter is incremented	Randomization Under wr_only constraint that the value of wr_en to be on, rd_en to be o and reset signal to be desserted	/ Coverpoint for wr_en, rd_en and wr_ack ff	A checker through a reference model task and assertions for output flags to make sure the output is correct, WR_PTR_assertion: Ensures that the write pointer increments correctly when a write operation is performed and the FIFO is not full.
FIFO_3	When the rd_en signal is asserted, wr_en is desserted while the memory isn't empty: the data_out = memory with address = rd_ptr	Randomization Under rd_only constraint that the value of wr_en to be on, rd_en to be o and reset signal to be desserted	wr_ack	A checker through a reference model task and assertions for output flags to make sure the output is correct, with assertions WR_ACK_LOW_assertion: Checks that wr_ack is low when a write operation is attempted on a full FIFO (wr_en = 1, full = 1) RD_PTR_assertion: Ensures that the read pointer increments correctly when a read operation is performed and the FIFO is not empty.
FIFO_4	When the rd_en signal and wr_en are asserted, while the memory isn't empty or full: the data_out = memory with address = rd_ptr and the memory with address = wr_ptr will take the data_in value, wr_ack will be asserted and counter won't be affected	Randomization Under constraints that the wr_en to be on 70% of the time while rd_en is on for 30% of the tim	Coverpoint for wr_en, rd_en and wr_ack e	A checker through a reference model task and assertions for output flags to make sure the output is correct, with assertion: WR_ACK_HIGH assertion: Checks that w_ack is high when a write operation is performed successfully (i.e., wr_en = 1, FIFO is not full).
FIFO_5	When the rd_en signal and wr_en are asserted, while the memory is empty: the memory with address = wr_ptr will take the data_in value, wr_ack will be asserted and counter will be incremented	Randomization Under constraints that the wr_en to be on 70% of the time while rd_en is on for 30% of the tim	Coverpoint for wr_en, rd_en and empty and for wr_en, rd_en and almost empty	A checker through a reference model task and assertions for output flags to make sure the output is correct, ALMOSTEMPTY_assertion: Asserts that when there is one element in the FIFO (count == 1), the correct status flags are set (almostempty = 1, empty = 0, almostfull = 0).
FIFO_6	When the rd_en signal and wr_en are asserted, while the memory is full: the data_out = memory with address = rd_ptr and counter will be decremented	constraints that the wr_en to	full and for wr_en, rd_en and almost full	A checker through a reference model task and assertions for output flags to make sure the output is correct, ALMOSTFULL_assertion. Asserts that when the FIFO is almost full (count == FIFO_DEPTH-1), the correct status flags are set (almostfull = 1, full = 0, empty = 0).
FIFO_7	When the wr_en signal is asserted, rd_en is desserted and data_in take randomized value while the memory is full: overflow will be asserted, wr_ack will be desserted and counter isn't changed		overflow	A checker through a reference model task and assertions for output flags to make sure the output is correct, OVERFLOW_assertion: Checks that when the FIFO is full (full = 1) and a write enable (wr_en) occurs, the overflow flag is raised.
FIFO_8	When the rd_en signal is asserted, wr_en is desserted while the memory is empty: underflow is asserted and counter isn't changed		underflow	A checker through a reference model task and assertions for output flags to make sure the output is correct,UNDERFLOW_assertion: Checks that when the FIFO is empty (empty = 1) and a read enable (rd_en) occurs, the underflow flag is raised.

Bug report:

Bug Number	Bug Description	Original Code	Fixed Code
1	Missing reset behavior for wr_ack and		Reset logic added for wr_ack and overflow

	overflow. These signals were not being reset when rst_n was low.	overflow in the always @ (posedge clk or negedge rst_n) block.	when rst_n is asserted.
2	Incorrect full condition handling during write operations. The overflow was not being flagged when FIFO was full.	No logic to handle the condition when the FIFO is full and a write attempt is made.	Added condition to check if count == FIFO_DEPTH and properly set overflow and wr_ack.
3	Missing underflow detection during read operations on an empty FIFO.	No underflow logic when attempting to read from an empty FIFO.	Added logic to detect underflow when rd_en is high, but count is 0.
4	<pre>Incorrect threshold for almostfull signal, which triggered at count == FIFO_DEPTH-2 .</pre>	<pre>assign almostfull = (count == FIFO_DEPTH-2) ? 1 : 0;</pre>	Changed almostfull threshold to trigger at count == FIFO_DEPTH-1, indicating only one slot left in the FIFO.
5	Incorrect FIFO count update during simultaneous read and write operations.	Simultaneous read/write conditions not handled properly. No clear update logic for count when both wr_en and rd_en are high, especially when FIFO is full or empty.	Added conditions for simultaneous read/write operations. The count is now incremented or decremented based on whether the FIFO is full or empty.

Assertions Table:

Feature	Assertion
FIFO is empty, and status signals reflect empty condition	@(posedge fifoif.clk) (FIFO.count == 0)
FIFO has 1 item, and status signals reflect almost empty condition	@(posedge fifoif.clk) (FIFO.count == 1)
FIFO is almost full, and status signals reflect almost full condition	@(posedge fifoif.clk) (FIFO.count == FIFO_DEPTH-1)
FIFO is full, and status signals reflect full condition	@(posedge fifoif.clk) (FIFO.count == FIFO_DEPTH)
Overflow occurs when writing to a full FIFO	@(posedge fifoif.clk) disable iff (!fifoif.rst_n) (fifoif.full && fifoif.wr_en)
Underflow occurs when reading from an empty FIFO	@(posedge fifoif.clk) disable iff (!fifoif.rst_n) (fifoif.empty && fifoif.rd_en)
Wr_ack high when FIFO is not full and write enable is asserted	@(posedge fifoif.clk) disable iff (!fifoif.rst_n) (fifoif.wr_en && (FIFO.count < FIFO_DEPTH) && !fifoif.full)
Wr_ack low when FIFO is full and write enable is asserted	@(posedge fifoif.clk) disable iff (!fifoif.rst_n) (fifoif.wr_en && fifoif.full)
FIFO count increments by 1 when only writing to a non-full FIFO	@(posedge fifoif.clk) disable iff (!fifoif.rst_n) (({fifoif.wr_en, fifoif.rd_en} == 2'b10) && !fifoif.full)
FIFO count decrements by 1 when only reading from a non-empty FIFO	@(posedge fifoif.clk) disable iff (!fifoif.rst_n) (({fifoif.wr_en, fifoif.rd_en} == 2'b01) && !fifoif.empty)
FIFO count increments by 1 when both reading and writing, and FIFO is empty	@(posedge fifoif.clk) disable iff (!fifoif.rst_n) (({fifoif.wr_en, fifoif.rd_en} == 2'b11) && fifoif.empty)
FIFO count decrements by 1 when	@(posedge fifoif.clk) disable iff

both reading and writing, and FIFO is full	(!fifoif.rst_n) (({fifoif.wr_en, fifoif.rd_en} == 2'b11) && fifoif.full)
FIFO count remains the same when reading from an empty or writing to a full FIFO	@(posedge fifoif.clk) disable iff (!fifoif.rst_n) ((({fifoif.wr_en, fifoif.rd_en} == 2'b01) && fifoif.empty)
Read pointer resets when FIFO is reset	@(posedge fifoif.clk) (!fifoif.rst_n)
Read pointer increments when reading from a non-empty FIFO	@(posedge fifoif.clk) disable iff (!fifoif.rst_n) (fifoif.rd_en && (FIFO.count != 0))
Write pointer increments when writing to a non-full FIFO	@(posedge fifoif.clk) disable iff (!fifoif.rst_n) (fifoif.wr_en && (FIFO.count < FIFO_DEPTH))

Code Snippets:

Fifo_agent:

```
package FIFO_agent_pkg;
import uvm_pkg::*;
import FIFO_config_pkg::*;
import sequencer_fifo_pkg::*;
import FIFO Monitor pkg::*;
import FIFO driver pkg::*;
import FIFO seq item pkg::*;
include "uvm macros.svh"
class FIFO_agent extends uvm_agent;
 uvm_component_utils(FIFO_agent)
 fifo_sequencer seqr;
fifo driver drv;
  FIFO Monitor mon;
fifo config fifo cfg;
uvm_analysis_port #(FIFO_seq_item) agt_ap;
    function new(string name = "FIFO_agent", uvm_component parent = null);
        super.new(name, parent);
endfunction
```

```
function void build phase (uvm phase phase);
        super.build phase(phase);
        if (!uvm_config_db #(fifo_config)::get(this, "", "fifo_cfg",
fifo_cfg)) begin //set fl test
uvm fatal("build phase", "Driver unable to get config") end
seqr = fifo sequencer::type id::create("seqr", this); drv =
        fifo driver::type id::create("drv", this);
mon = FIFO Monitor::type id::create("mon", this); agt ap =
        new("agt ap", this);
endfunction
    function void connect phase (uvm phase phase);
        super.connect phase(phase);
drv.fifo vif = fifo cfg.fifo vif;
        mon.fifo_vif = fifo_cfg.fifo_vif;
drv.seq item port.connect(seqr.seq item export);
        mon.mon_ap.connect(agt_ap);
    endfunction
endclass
endpackage
```

Fifo_config:

```
package FIFO_config_pkg;
import uvm_pkg::*;
   include "uvm_macros.svh"

class fifo_config extends uvm_object;
   vuvm_object_utils(fifo_config)
virtual fifo_if fifo_vif;

function new(string name = "fifo_config");
super.new(name);
endfunction

endclass
endcackage
```

Fifo_coverage:

```
package FIFO Coverage pkg;
import uvm_pkg::*;
import FIFO seq item pkg::*;
include "uvm macros.svh"
class FIFO Coverage extends uvm component;
uvm component utils(FIFO Coverage)
                                  #(FIFO seq_item)
 uvm analysis export
                            uvm tlm analysis fifo
 cov export;
 #(FIFO seq item) cov fifo; FIFO seq item
 cov seq item;
 covergroup covCode;
 // Cross coverage between wr en, rd en and all control signals
      cross cov seq item.wr en, cov seq item.rd en, cov seq item.wr ack;
     cross cov seq item.wr en, cov seq item.rd en, cov seq item.overflow;
     cross cov seq item.wr en, cov seq item.rd en, cov seq item.full;
     cross cov seq item.wr en, cov seq item.rd en, cov seq item.empty;
      cross cov seq_item.wr en, cov seq_item.rd en,
cov seq item.almostfull;
      cross cov seq item.wr en, cov seq item.rd en,
cov seq item.almostempty;
      cross cov seq item.wr en, cov seq item.rd en,
cov seq item.underflow;
     endgroup
 function new(string name = "FIFO Coverage", uvm component parent =
null);
   super.new(name, parent);
   covCode = new();
 endfunction
 function void build phase(uvm phase phase);
   super.build phase(phase);
   cov export = new("cov export", this);
   cov fifo = new("cov fifo", this);
 endfunction
  function void connect phase(uvm phase phase);
    super.connect phase(phase);
    cov_export.connect(cov_fifo.analysis_export);
```

```
endfunction

task run_phase(uvm_phase phase);
    super.run_phase(phase);

forever begin

cov_fifo.get(cov_seq_item);
    covCode.sample();

end
    endtask
endclass
endpackage
```

Fifo driver:

```
package FIFO driver pkg;
import uvm pkg::*;
import FIFO seq item pkg::*;
import FIFO config pkg::*;
`include "uvm macros.svh"
class fifo driver extends uvm driver #(FIFO seq item);
'uvm component utils(fifo driver)
 virtual fifo if fifo vif;
fifo config fifo cfg;
FIFO seq item stim seq item;
  function new(string name = "fifo driver", uvm component parent = null);
   super.new(name, parent);
endfunction
  task run phase (uvm phase phase);
   super.run phase (phase);
forever begin
stim seq item
                       FIFO seq item::type id::create("stim seq item");
        seq_item_port.get_next_item(stim_seq_item);
fifo_vif.rst_n
                        stim_seq_item.rst_n;
        fifo_vif.wr_en = stim_seq_item.wr_en;
        fifo vif.rd en = stim seq item.rd en;
fifo vif.data in = stim seq item.data in;
```

@(negedge fifo vif.clk);

Fifo_environment:

```
package FIFO env pkg;
import uvm pkg::*;
import FIFO agent pkg::*;
import FIFO Coverage pkg::*;
import FIFO Scoreboard pkg::*;
import FIFO agent pkg::*;
include "uvm macros.svh"
class FIFO env extends uvm env;
'uvm component utils(FIFO env)
 FIFO agent agt;
FIFO Scoreboard sb;
 FIFO Coverage cov;
function new(string name = "FIFO env", uvm component parent = null);
super.new(name, parent);
endfunction
function void build phase (uvm phase phase);
super.build phase(phase);
agt = FIFO agent::type id::create("agt", this);
sb = FIFO Scoreboard::type_id::create("sb", this);
cov = FIFO_Coverage::type_id::create("cov", this);
endfunction
function void connect phase (uvm phase phase);
agt.agt_ap.connect(sb.sb export);
agt.agt ap.connect(cov.cov export);
endfunction
```

```
endclass
endpackage
```

Fifo if:

```
interface fifo if(clk);
parameter FIFO WIDTH = 16;
input clk;
logic [FIFO WIDTH-1:0] data in;
logic rst n, wr en, rd en;
logic [FIFO WIDTH-1:0] data out;
logic wr ack, overflow;
logic full, empty, almostfull, almostempty, underflow;
// bit [3:0] fifo count;
modport DUT (input clk, rst n, wr en, rd en, data in, output data out,
wr ack, overflow, full, empty, almostfull, almostempty, underflow);
// modport TEST (input clk,data out, wr ack, overflow, full, empty,
almostfull, almostempty, underflow, output rst n, wr en, rd en, data in);
// modport MONITOR (input clk, data out, wr ack, overflow, full, empty,
almostfull, almostempty, underflow, output rst_n, wr en, rd en, data in);
endinterface
```

Fifo_monitor:

```
package FIFO_Monitor_pkg;
import uvm_pkg::*;
import FIFO_seq_item_pkg:: *;
import shared_pkg::*;
include "uvm_macros.svh"

class FIFO_Monitor extends uvm_monitor;
'uvm_component_utils(FIFO_Monitor)
    virtual fifo_if fifo_vif;
FIFO_seq_item rsp_seq_item;
uvm_analysis_port #(FIFO_seq_item) mon_ap;

function new(string name = "FIFO_Monitor", uvm_component parent = null);
    super.new(name, parent);
```

```
function void build phase (uvm phase phase);
        super.build phase (phase);
        mon ap = new("mon ap", this);
    endfunction
    task run phase (uvm phase phase);
        super.run phase (phase);
forever begin
rsp seq item = FIFO seq item::type id::create("rsp seq item");
@(negedge fifo vif.clk);
rsp seq item.data in = fifo vif.data in; rsp seq item.rst n =
            fifo vif.rst n;
rsp seq item.wr en = fifo vif.wr en; rsp seq item.rd en =
            fifo vif.rd en;
rsp seq item.data out = fifo vif.data out; rsp seq item.wr ack =
            fifo vif.wr ack;
rsp seq item.overflow = fifo vif.overflow;    rsp seq item.full =
            fifo vif.full;
rsp seq item.empty = fifo vif.empty;
rsp seq item.almostfull = fifo vif.almostfull;
rsp seq item.almostempty = fifo vif.almostempty; rsp seq item.underflow =
            fifo vif.underflow;
mon ap.write(rsp seq item);
uvm_info("run_phase", rsp_seq_item.convert2string(),
UVM HIGH)
        end
    endtask
```

endpackage

Fifo_scoreboard:

```
package FIFO_Scoreboard_pkg;
import FIFO_seq_item_pkg::*;
import uvm_pkg::*;
`include "uvm_macros.svh"
class FIFO_Scoreboard extends uvm_scoreboard;
`uvm_component_utils(FIFO_Scoreboard)
```

```
uvm analysis export #(FIFO seq_item) sb_export;
uvm tlm analysis fifo #(FIFO seq item) sb fifo;
    FIFO seq item seq item sb;
    bit [15:0] mem queue [$];
    bit [15:0] data out ref;
    bit full ref, empty ref, almostfull ref, almostempty ref,
underflow ref,wr ack ref,overflow ref;
    int error count = 0;
   int correct count = 0;
    function new(string name = "FIFO Scoreboard", uvm component parent =
null);
        super.new(name, parent);
       endfunction
    function void build phase (uvm_phase
       phase); super.build phase(phase);
        sb export = new("sb export", this);
        sb fifo = new("sb fifo", this);
    endfunction
    function void connect phase(uvm phase phase);
        super.connect phase(phase);
        sb export.connect(sb fifo.analysis export);
    endfunction
    task run phase(uvm phase phase);
        super.run phase(phase);
       forever begin
            sb fifo.get(seq_item_sb);
            reference model(seq item sb);
            if(seq item sb.data out != data out ref) begin
                `uvm error("run phase", $sformatf("Comparison Fail: DUT:
%s while Data out ref: %0d", seq item sb.convert2string(),
data out ref));
```

```
error count++;
           end
           else begin
                `uvm info("run phase", $sformatf("Comparison Pass: DUT: %s
", seq_item_sb.convert2string()), UVM_HIGH);
               correct_count++;
           end
       end
    endtask
    task reference model(FIFO seq item F txn);
       if (F txn.rst n == 0) begin
           // data out ref = 16'b0;
           full ref = 0;
           empty ref = 1;
           almostfull ref = 0;
           almostempty ref = 0;
           underflow_ref = 0;
           wr_ack_ref = 0;
           overflow_ref = 0;
           mem queue.delete();
       end
       else begin
           // ************Write and
Read*********
           if ({F txn.rd en , F txn.wr en} == 2'b11)begin
               if ($size(mem queue) == 0)begin //empty
                   mem queue.push back(F txn.data in);
                   wr ack ref = 1;
                   overflow ref = 0;
                   underflow ref = 1;
               end
               else if ($size(mem queue) == 8) begin //full
                   data_out_ref = mem_queue.pop_front();
                   underflow ref = 0;
                   overflow_ref = 1;
                   wr ack ref = 0;
               end
               else begin
                   mem_queue.push_back(F_txn.data_in);
```

```
data_out_r
                                               ef =
                                               mem queue.
                                               pop_front(
                    end
                                               );
                                               wr ack ref
                end
                                               = 1 ;
                                               overflow ref = 0;
                                               underflow ref = 0;
   else begin
       {overflow_ref , wr_ack_ref , underflow_ref } = 3'b0 ;
        if (F_txn.wr_en) begin
    // *************Write only****************
           if ($size(mem_queue) < 8) begin</pre>
               mem queue.push back(F txn.data in)
               ; wr ack ref = 1;
               overflow ref = 0;
           end
           else begin
               wr ack ref = 0;
               overflow ref = 1;
           end
       end
   // ************Read only**************
       else if (F txn.rd en)begin
           if ($size(mem queue) > 0) begin
               data out ref = mem queue.pop front();
               underflow ref = 0;
           end
           else begin
               underflow ref = 1;
           end
       end
   end
end
full_ref = ($size(mem queue) == 8)? 1 : 0 ;
empty_ref = ($size(mem_queue) == 0)? 1 : 0 ;
 lmostfull ref = (Ssize(mem queue) == 7)? 1
almostempty ref = ($size(mem queue) == 1)? 1 : 0 ;
```

```
endtask
   // function void print();
           $display("data out ref =%0d ,wr ack ref =%0d , overflow ref
=%0d , full ref =%0d , empty ref =%0d , almostfull Ref =%0d ,
almostempty ref =%0d , underflow ref =%0d ",data out ref
wr_ack_ref , overflow_ref ,full_ref ,empty_ref , almostfull_ref
almostempty ref , underflow ref);
   // endfunction
   function void report phase (uvm phase phase);
   super.report phase(phase);
   `uvm info("report phase", $sformatf("Total correct:%0d
',correct_count),UVM MEDIUM);
    `uvm info("report phase", $sformatf("Total error:%0d
',error count),UVM MEDIUM);
   endfunction
endclass
endpackage
```

Fifo_seq_item:

```
package FIFO_seq_item_pkg;
import uvm_pkg::*;
import shared_pkg::*;
'include "uvm_macros.svh"

class FIFO_seq_item extends uvm_sequence_item;
'uvm_object_utils(FIFO_seq_item)
bit clk;
parameter FIFO_WIDTH = 16;
rand bit [FIFO_WIDTH-1:0] data_in;
rand bit rst_n, wr_en, rd_en;
bit [FIFO_WIDTH-1:0] data_out;
bit wr_ack, overflow;
bit full, empty, almostfull, almostempty, underflow;

function new (string name = "FIFO_seq_item");
super.new(name);
```

```
function string convert2string();
return $sformatf("FIFO seq item: %s data in=%0h, rst n=%0d, wr en=%0d,
rd en=%0d, data out=%0h, wr ack=%0d, overflow=%0d, full=%0d, empty=%0d,
almostfull=%0d, almostempty=%0d, underflow=%0d",
super.convert2string(),data in, rst n, wr en, rd en, data out, wr ack,
overflow, full, empty, almostfull, almostempty, underflow);
endfunction
function string convert2string stimulus();
return $sformatf("FIFO seq item: data in=%0h, rst n=%0d, wr en=%0d,
rd en=%0d", data in, rst n, wr en, rd en);
endfunction
    constraint reset signal { rst n dist {0:=10, 1:=90};
    } constraint wr signal { wr en dist {1:=70, 0:=30}; }
    constraint rd signal { rd en dist {1:=30, 0:=70}; }
   // constraint wr only{ wr en == 1; rst n==1; rd en == 0; }
    // constraint rd only{ rd en == 1; rst n==1; wr en == 0; }
endclass
endpackage
```

Fifo_sequence:

```
package sequence_fifo_pkg;
import uvm_pkg::*;
import shared_pkg::*;
import FIFO_seq_item_pkg::*;
'include "uvm_macros.svh"

class FIFO_sequence_reset extends uvm_sequence #(FIFO_seq_item);
'uvm_object_utils(FIFO_sequence_reset)

FIFO_seq_item seq_item;
  function new(string name = "FIFO_sequence_reset");
    super.new(name);
endfunction

task body();
repeat(50) begin
seq_item = FIFO_seq_item::bype_id::create("seq_item");
```

```
start item(seq item);
    seq_item.rst_n = 0;
    seq item.wr en = 0;
    seq item.rd en = 0;
    seq item.data in = 16'h0;
    finish item(seq item);
    end
    endtask
endclass
class write only sequence extends uvm sequence #(FIFO seq item);
`uvm object utils(write only sequence)
FIFO seq item seq item;
 function new(string name = "write only sequence");
    super.new(name);
   endfunction
    task body();
   repeat(1000) begin
   seq item = FIFO seq item::type id::create("seq item");
    start item(seq item);
    assert(seq item.randomize());
    seq_item.rst_n = 1;
    seq item.rd en = 0;
    seq item.wr en = 1;
    finish item(seq item);
    end
    endtask
endclass
class read_only_sequence extends uvm_sequence #(FIFO_seq_item);
`uvm object utils(read only sequence)
FIFO seq item seq item;
 function new(string name = "read only sequence");
    super.new(name);
    endfunction
```

```
task body();
    repeat(500) begin
    seq_item = FIFO_seq_item::type_id::create("seq_item");
    start item(seq item);
    assert(seq item.randomize());
    seq item.rst n = 1;
    seq item.rd en = 1;
    seq_item.wr_en = 0;
    finish_item(seq_item);
    end
    endtask
endclass
class read write sequence extends uvm sequence #(FIFO seq item);
`uvm object utils(read write sequence)
FIFO_seq_item seq_item;
 function new(string name = "read write sequence");
    super.new(name);
    endfunction
    task body();
    repeat(500) begin
    seq_item = FIFO_seq_item::type_id::create("seq_item");
    start item(seq item);
    assert(seq item.randomize());
    seq item.rst n = 1;
    seq item.rd en = 1;
    seq_item.wr_en = 1;
    finish_item(seq_item);
    endtask
endclass
endpackage
```

Fifo_sequencer:

Fifo assertions:

```
module SVA(fifo_if.DUT fifoif);
   parameter FIFO DEPTH = 8;
// Assertions for Combinational Outputs
   always comb begin
if (FIFO.count == 0) begin
EMPTY_assertion : assert (fifoif.empty && !fifoif.full &&
!fifoif.almostempty && !fifoif.almostfull) else $display("EMPTY assertion
fail");
EMPTY cover : cover (fifoif.empty && !fifoif.full &&
!fifoif.almostempty && !fifoif.almostfull)
       end
if (FIFO.count == 1) begin
           ALMOSTEMPTY assertion : assert (!fifoif.empty && !fifoif.full
&& fifoif.almostempty && !fifoif.almostfull) else
$display("ALMOSTFULL_assertion fail");
           ALMOSTEMPTY cover : cover (!fifoif.empty &&
!fifoif.full && fifoif.almostempty && !fifoif.almostfull) ;
end
if (FIFO.count == FIFO DEPTH-1) begin
```

```
ALMOSTFULL assertion : assert (!fifoif.empty && !fifoif.full
&& !fifoif.almostempty && fifoif.almostfull) else
$display("ALMOSTFULL assertion fail");
           ALMOSTFULL cover : cover (!fifoif.empty &&
!fifoif.full && !fifoif.almostempty && fifoif.almostfull);
        end
        if (FIFO.count == FIFO DEPTH) begin
            FULL assertion : assert (!fifoif.empty && fifoif.full &&
!fifoif.almostempty && !fifoif.almostfull) else $display("FULL assertion
fail");
           FULL cover : cover (!fifoif.empty && fifoif.full &&
!fifoif.almostempty && !fifoif.almostfull);
       end
   end
   // Assertions for Overflow and Underflow
   property OVERFLOW FIFO;
        @(posedge fifoif.clk) disable iff (!fifoif.rst_n) (fifoif.full &
fifoif.wr en) |=> (fifoif.overflow);
   endproperty
   property UNDERFLOW FIFO;
        @(posedge fifoif.clk) disable iff (!fifoif.rst n) (fifoif.empty &&
fifoif.rd en) |=> (fifoif.underflow);
   endproperty
   // Assertions for fifoif.wr ack
   property WR ACK HIGH;
        @(posedge fifoif.clk) disable iff (!fifoif.rst n) (fifoif.wr en &&
(FIFO.count < FIFO DEPTH) && !fifoif.full) |=> (fifoif.wr ack);
   endproperty
   property WR ACK LOW;
        @(posedge fifoif.clk) disable iff (!fifoif.rst_n) (fifoif.wr_en &&
fifoif.full) |=> (!fifoif.wr ack);
   endproperty
   // Assertions for The Counter
   property COUNT 0;
        @(posedge fifoif.clk) (!fifoif.rst_n) |=> (FIFO.count == 0);
```

```
endproperty
   property COUNT INC 10;
        @(posedge fifoif.clk) disable iff (!fifoif.rst n) (({fifoif.wr en,
fifoif.rd en} == 2'b10) && !fifoif.full) |=> (FIFO.count ==
$past(FIFO.count) + 1);
   endproperty
   property COUNT INC 01;
        @(posedge fifoif.clk) disable iff (!fifoif.rst n) (({fifoif.wr en,
fifoif.rd en} == 2'b01) && !fifoif.empty) |=> (FIFO.count ==
$past(FIFO.count) - 1);
   endproperty
   property COUNT INC 11 WR;
        @(posedge fifoif.clk) disable iff (!fifoif.rst n) (({fifoif.wr en,
fifoif.rd en} == 2'b11) && fifoif.empty) |=> (FIFO.count ==
$past(FIFO.count) + 1);
   endproperty
   property COUNT INC 11 RD;
        @(posedge fifoif.clk) disable iff (!fifoif.rst n) (({fifoif.wr en,
fifoif.rd en} == 2'b11) && fifoif.full) |=> (FIFO.count ==
$past(FIFO.count) - 1);
   endproperty
   property COUNT LAT;
        @(posedge fifoif.clk) disable iff (!fifoif.rst n)
((({fifoif.wr en, fifoif.rd en} == 2'b01) && fifoif.empty) ||
(({fifoif.wr en, fifoif.rd en} == 2'b10) && fifoif.full)) |=> (FIFO.count
== $past(FIFO.count));
   endproperty
   // Assertions for
   Pointers property
   PTR RST;
        @(posedge fifoif.clk) (!fifoif.rst n) |=> (~FIFO.rd ptr &&
~FIFO.wr ptr);
   endproperty
   property RD_PTR;
```

```
@(posedge fifoif.clk) disable iff (!fifoif.rst n) (fifoif.rd en &&
(FIFO.count != 0)) |=> (FIFO.rd_ptr == ($past(FIFO.rd_ptr) + 1) %
FIFO DEPTH);
   endproperty
   property WR PTR;
        @(posedge fifoif.clk) disable iff (!fifoif.rst n) (fifoif.wr en &&
(FIFO.count < FIFO_DEPTH)) |=> (FIFO.wr_ptr == ($past(FIFO.wr_ptr) + 1) %
FIFO DEPTH);
   endproperty
   // Assert Properties
                          : assert property (OVERFLOW FIFO)
   OVERFLOW assertion
                                                                    else
$display("OVERFLOW assertion");
    UNDERFLOW assertion
                            : assert property (UNDERFLOW FIFO)
                                                                    else
$display("UNDERFLOW assertion");
   WR ACK HIGH assertion
                           : assert property (WR ACK HIGH)
                                                                    else
$display("WR_ACK_HIGH_assertion");
   WR ACK LOW assertion
                            : assert property (WR ACK LOW)
                                                                    else
$display("WR ACK LOW assertion");
   COUNTER 0 assertion
                              : assert property (COUNT 0)
                                                                    else
$display("COUNTER 0 assertion");
    COUNTER INC 10 assertion : assert property (COUNT INC 10)
                                                                    else
$display("COUNTER INC WR assertion fail");
   COUNTER INC 01 assertion : assert property (COUNT INC 01)
                                                                    else
$display("COUNTER INC WR assertion fail");
    COUNTER INC 11 WR assertion : assert property (COUNT INC 11 WR)
                                                                    else
$display("COUNTER INC WR assertion fail");
    COUNTER INC 11 RD assertion : assert property (COUNT INC 11 RD)
                                                                    else
$display("COUNTER INC WR assertion fail");
    COUNTER LAT assertion
                             : assert property (COUNT LAT)
                                                                    else
$display("COUNTER LAT assertion fail");
    PTR RST assertion
                              : assert property (PTR RST)
                                                                    else
$display("PTR RST asssertion fail");
    RD PTR assertion
                              : assert property (RD PTR)
                                                                    else
$display("RD PTR asssertion fail");
   WR PTR assertion
                              : assert property (WR PTR)
                                                                    else
$display("WR PTR asssertion fail");
    // Cover Properties
```

```
OVERFLOW cover
                      : cover property (OVERFLOW_FIFO);
                      : cover property (UNDERFLOW_FIFO);
   UNDERFLOW_cover
                         : cover property (WR_ACK_HIGH);
   WR ACK HIGH cover
   WR ACK LOW cover
                         : cover property (WR_ACK_LOW);
                         : cover property (COUNT_0);
   COUNTER 0 cover
                         : cover property (COUNT_INC_10);
   COUNTER INC 10 cover
   COUNTER INC 01 cover : cover property (COUNT INC 01);
   COUNTER_INC_11_WR_cover : cover property (COUNT_INC_11_WR);
   COUNTER_INC_11_RD_cover : cover property (COUNT_INC_11_RD);
   COUNTER LAT cover: cover property (COUNT LAT);
                  : cover property (PTR RST);
   PTR RST cover
   RD PTR cover
                  : cover property (RD_PTR);
   WR PTR cover : cover property (WR PTR);
endmodule
```

Fifo_test:

```
package FIFO test pkg;
import uvm pkg::*;
import FIFO env pkg::*;
import FIFO config pkg::*;
import sequence fifo pkg::*;
`include "uvm macros.svh"
class FIFO test extends uvm test;
'uvm component utils(FIFO test)
 FIFO env env;
fifo config fifo cfg;
 FIFO_sequence_reset seq_reset;
    write_only_sequence wr_seq;
    read only sequence rd seq;
read write sequence rw seq;
    function new(string name = "FIFO_test", uvm_component parent = null);
        super.new(name, parent);
endfunction
    function void build_phase(uvm_phase phase);
        super.build phase(phase);
env = FIFO env::type id::create("env", this);
```

```
fifo cfg = fifo config::type id::create("fifo cfg", this);
       seq_reset = FIFO_sequence_reset::type_id::create("seq_reset");
       wr seq = write only sequence::type id::create("wr seq");
       rd seq = read only sequence::type id::create("rd seq");
       rw seq = read write sequence::type id::create("rw seq");
       if(!uvm config db #(virtual fifo if)::get(this, "", "FIFO if",
fifo cfg.fifo vif)) //set fl top
            `uvm fatal("build phase", "Driver unable to get virtual
interface");
           uvm config db #(fifo config)::set(this, "*", "fifo cfg",
fifo cfg);
   endfunction
    task run phase(uvm phase phase);
       super.run phase(phase);
       phase.raise_objection(this);
        `uvm_info("run_phase", "Starting FIFO reset sequence", UVM_LOW);
       seq reset.start(env.agt.seqr);
        `uvm info("run phase", "Ending FIFO reset sequence", UVM LOW);
        `uvm info("run phase", "Starting write only sequence", UVM LOW);
       wr seq.start(env.agt.seqr);
        `uvm info("run phase", "Ending write only sequence", UVM LOW);
        `uvm info("run phase", "Starting read only sequence", UVM LOW);
       rd seq.start(env.agt.seqr);
        `uvm info("run phase", "Ending read only sequence", UVM LOW);
        `uvm info("run phase", "Starting read write sequence", UVM LOW);
       rw seq.start(env.agt.seqr);
        `uvm info("run phase", "Ending read write sequence", UVM LOW);
       phase.drop objection(this);
   endtask: run phase
endclass
endpackage
```

Fifo_top:

```
import uvm_pkg::*;
import FIFO_env_pkg::*;
```

```
import FIFO test pkg::*;
include "uvm macros.svh"
module top();
bit clk;
//clock generation
 initial begin
clk = 0;
    forever
#1 clk = \sim clk;
end
fifo_if fifoif(clk);
FIFO DUTf(fifoif);
bind FIFO SVA sval(fifoif);
initial begin
uvm_config_db #(virtual
fifo_if)::set(null,"uvm_test_top","FIFO_if",fifoif);
    run_test("FIFO test");
end
```

endmodule

Fifo_design:

```
end else if (fifoif.wr en && count < FIFO DEPTH) begin
//modified the condition to check if the FIFO is fifoif.full or not
            mem[wr ptr] <= fifoif.data in;</pre>
            fifoif.wr ack <= 1;</pre>
            wr ptr <= wr ptr + 1;
        end else if (fifoif.wr en && count == FIFO DEPTH) begin
            fifoif.wr ack <= 0; // Acknowledge that write wasn't</pre>
successful
            fifoif.overflow <= 1; // Set fifoif.overflow if trying to
write when fifoif.full
        end else begin
            fifoif.wr ack <= 0;</pre>
            fifoif.overflow <= 0;</pre>
        end
    end
always @(posedge fifoif.clk or negedge fifoif.rst n) begin
    if (!fifoif.rst n) begin
       rd ptr <= 0;
        fifoif.underflow <= 0;</pre>
    end
    else if (fifoif.rd en && count != 0) begin
        fifoif.data out <= mem[rd ptr];</pre>
        rd ptr <= rd ptr + 1;
    end
    else if (fifoif.rd en && count == 0) begin
        fifoif.underflow <= 1; // Set fifoif.underflow if trying to read
when fifoif.empty
    end
end
always @(posedge fifoif.clk or negedge fifoif.rst n) begin
    if (!fifoif.rst n) begin
        count <= 0;
    end
    else begin
            ( ({fifoif.wr en, fifoif.rd en} == 2'b10) && count <</pre>
FIFO DEPTH)
            count <= count + 1;</pre>
        else if ( ({fifoif.wr_en, fifoif.rd_en} == 2'b01) && count != 0)
```

```
count <= count - 1;
else if ( ({fifoif.wr en, fifoif.rd en} == 2'bl1) && count ==
FIFO DEPTH) //read only
count <= count - 1;
else if ( ({fifoif.wr_en, fifoif.rd_en} == 2'bl1) && count ==
     //write only
count <= count + 1;
end
end
assign fifoif.full = (count == FIFO DEPTH)? 1 : 0;
assign fifoif.empty = (count == 0)? 1 : 0;
// assign fifoif.underflow = (fifoif.empty && fifoif.rd en)? 1 : 0;
//Sequential
assign fifoif.almostfull = (count == FIFO DEPTH-1)? 1 : 0;
Trigger when one slot is left
assign fifoif.almostempty = (count == 1)? 1 : 0;
endmodule
```

Do file:

For simulation:

```
vlib work
vlog -f final_src1.txt
vsim -voptargs=+acc work.top -classdebug -uvmcontrol=all
add wave -position insertpoint \
sim:/top/fifoif/almostempty \ sim:/top/fifoif/almostfull
\
sim:/top/fifoif/clk \
sim:/top/fifoif/data_in \
sim:/top/fifoif/data_out \
sim:/top/fifoif/empty \
sim:/top/fifoif/FIFO_WIDTH \
sim:/top/fifoif/full \
sim:/top/fifoif/overflow \
sim:/top/fifoif/rd_en \
sim:/top/fifoif/rst_n \
sim:/top/fifoif/rst_n \
sim:/top/fifoif/underflow \
```

```
sim:/top/fifoif/wr ack \
sim:/top/fifoif/wr en
add wave
/sequence fifo pkg::write only sequence::body/#ublk#6744381
/sequence fifo pkg::read only sequence::body/#ublk#67443815
#59/immed 63
/sequence fifo pkg::read write sequence::body/#ublk#6744381
5#81/immed___85 /top/DUTf/sva1/EMPTY assertion
/top/DUTf/sva1/ALMOSTEMPTY assertion
/top/DUTf/sva1/ALMOSTFULL assertion
/top/DUTf/sva1/FULL assertion
/top/DUTf/sva1/OVERFLOW assertion
/top/DUTf/sva1/UNDERFLOW assertion
/top/DUTf/sva1/WR ACK HIGH assertion
/top/DUTf/sva1/WR ACK LOW assertion
/top/DUTf/sva1/COUNTER 0 assertion
/top/DUTf/sva1/COUNTER INC 10 assertion
/top/DUTf/sva1/COUNTER INC 01 assertion
/top/DUTf/sva1/COUNTER INC 11 WR assertion
/top/DUTf/sva1/COUNTER INC 11 RD assertion
/top/DUTf/sva1/COUNTER LAT assertion
/top/DUTf/sva1/PTR RST assertion
/top/DUTf/sva1/RD PTR assertion
/top/DUTf/sva1/WR PTR assertion
run -all
```

For Assertions/Coverage report:

```
vlib work
vlog -f final_src1.txt
vlog -work work -vopt -sv -stats=none
+incdir+path_to_assertions_dir +define+SIM FIFO.sv
vsim -voptargs=+acc work.top -cover
run -all
coverage save top.ucdb -du FIFO -onexit
coverage report -detail -assert -cvg -directive -comments
-output Assertion_Fcoverage_reports1.txt {}
coverage exclude -cvgpath
{/FIFO_Coverage_pkg/FIFO_Coverage/covCode/#cross
0#/<auto[0],auto[1],auto[1]>}
```

```
{/FIFO_Coverage_pkg/FIFO_Coverage/covCode/#cross
0#/<auto[0],auto[0],auto[1]>}
coverage exclude -cvgpath
{/FIFO_Coverage_pkg/FIFO_Coverage/covCode/#cross
1#/<auto[0],auto[1],auto[1]>}
{/FIFO_Coverage_pkg/FIFO_Coverage/covCode/#cross
1#/<auto[0],auto[0],auto[1]>}
coverage exclude -cvgpath
{/FIFO_Coverage_pkg/FIFO_Coverage/covCode/#cross
2#/<auto[1],auto[1]>}
{/FIFO_Coverage_pkg/FIFO_Coverage/covCode/#cross
2#/<auto[0],auto[1],auto[1]>}
```

For Code coverage:

```
vlog -f final_src1.txt +cover
vsim -voptargs=+acc work.top -cover
run -all
coverage save top1.ucdb -du FIFO -onexit
quit -sim
vcover report top1.ucdb -details -annotate -all -output
Code_coverage_reports.txt
```