



**THE AMERICAN  
UNIVERSITY IN CAIRO**  
الجامعة الأمريكية بالقاهرة

CSCE 3301

Dr. Cherif Salama

Yasmina Mahdy

Rana Taher

# **Single Cycle implementation - Project Report**

## Brief description of project

This project is an implementation of the single cycle RISC-V processor using verilog that will be supporting the instructions of the RV32I extension.

## Structure

- RISC\_Top.v
  - RISC\_V.v: Has instances of all the modules needed to complete the full datapath.
    - RCA.v: Three instances for the pc calculations.
    - Registe\_load\_rst.v: used to store the current value of the pc.
    - BranchCu.v: used to determine whether the branch instruction will be executed or not.
    - InstMem.v: Stores the instructions of the program
    - ControlUnit.v: simulates the control unit of the datapath.
    - RegFile.v: simulates the register file by storing the contents of each register.
    - rv32\_ImmGen.v: generates the needed immediates by all the instructions.
    - ALUcu.v: generates the needed ALUSel needed by the ALU to figure out which instruction to compute.
    - prv32\_ALU.v: simulates how the ALU computes each instruction needed by it and generates all the flags needed
      - n\_bit\_shifter.v: This computes the output of the shifting instructions.
    - DataMem.v: simulates the data memory and stores the content of the data memory.
  - Four\_Digit\_Seven\_Segment\_Driver.v: used to display the pc on the seven segment display.

At the beginning of the testing process a number of issues were encountered.

**il:** pc not working correctly

## i2: sra not working correctly; not sign-extending


**i3:** I-type shifting not working as expected; shamt being read incorrectly

**i4:** auipc not working correctly; pc value is too small (12 bits) to use the output of target adder as auipc result

**s4:** added separate adder and wire for auipc result


## Test 1

Purposes: tests all R and I instructions except for load and jalr




Test 2  
Purposes: tests all S and load instructions

Purposes: tests all S and load instructions




### Test 3

Purpose: tests all branch instructions




Test 4  
Purpose: tests lui, auipc, jal, jalr

Purpose: tests lui, auipc, jal, jalr



## Final datapath

Note that clock, reset and instruction bits are not displayed on the datapath



## **References**

Computer Architecture Slides, Dr Cherif Salama, Fall2024.