CSE260 Lab Report-4



Inspiring Excellence

Experiment: Design and Implementation of 4-bit Parallel Binary Adder

Group-1:

21301351_Md Tasrif Khan, 21301350_Fardeen Mohammad Monayem, 22101428_Sibgatullah Tasnim, 22101710_Md. Anwar Hossain Name of the Experiment: Design and Implementation of 4-bit Parallel Binary Adders of the March of Marc

Objective: Order Adder, Full Adder and 4-bit

Creating a Half Adder, Full Adder and 4-bit

Parallel Adder 500 800 F DE to

Parallel Adder 500 - Hood A HUSSIT

3) Required Components and Equipment: Bread Board,
Trainer Board, Wire, SIC-7486 (XOR gate), IC-7408

(AND gate), IC-7432 (OR gate) (and IC-)7483.

4) Experimental Setup. At first a Half Adder was preparted using one IC-7486 (xor gate) and one IC-7408 (AND gate). According to the truth table of Half Adder, it was soon that the county part of the two inputs follow the truth table of AND gate and the sum part follows the truth table of XOR gate. Now, for IC-7486 pin no.1 and pin no.2 were taken as inputs. Then, we match

the outputs with the truth table of sum part after connecting a wine to the output Pin from pin no.3. Similarly the conry part was created woing a wire from pin no.3 of IC-7408 and matched the outputs. As a result, A half-adder was prepared. After that a full adder was prepared & SOFF In this case IC-7486 (XOR gate), IC-7408 (AND gate) and IC-7432 (OR gate) were used. The first part of the Full Adden was done using a Half Adder. But in this case 3 inputs were taken. Now, from the XOR gate preparted before which was got from the output of IC-7486 (XOR gate) a wine was taken from output pin no.3. to output pin no.4. Aften that a new input was taken and connected to the pin no.5 of IC-7486 (xor gate). As a meaut, we a main output was taken

from pin no.6 to the output pin using a wire. So, we got the sum part of full Adder. Then again, another wire was taken from IC-7486 (XOR gate) and connected to the pin no.5 of IC-7408 (AND gate). A wire was also taken from pin no.3 of IC-7486 (XOR gate) and connected to pin no.4 of IC-7408(AND gate). Now, from pin no. 6 of IC-7408 (AND gate) another wire is taken and connected to pin no.1 of IC-7432 (OR gate). Similarly, we take yet another wire from pin no.3 of IC-7408 (AND gate) and connect it to pin no. 2 of IC-7432 (OR gate). As a repult, the output of carring was got from pin no.3 of 1c-7432 (OR gate).

19 most of Dan And Acon may

From the contract of the contr

A self the word was self seed ones

Now, after preparing a Half Adder and A Full Adder, a 4-bit parallel adder was preparted. In this case a new IC was used. The name of the IC is IC-7483. For this IC, pin no.5 was taken as "+5" and pin no:12 was taken as "GND" OR Ground. For preparing the 4-bit parallel binary Adder & imputs were taken which are A4, A3, A2, A1, B4. B3, B2 and B1 reppectively A4 was taken from pin no.1 taking input from the input pin and connecting it to pin no.1 of IC-7483 using a wire. Similarly Az was taken from pin no.3, Az from pin no. 8, A, from pin no. 10, B4 from pin no.16, B3 from pin no.4, B2 from pin no. 7 and B1 from pin no.11. After that, connections were made for the 4

	No.		11		
	1			1	
	×	Ý	<u> </u>	5	
neksha.	1011	600	dion:	o ^{9na}	BH.
on 1.	W/bA	HOH	to Jo	st dt.	गर्म और मार्ग
· ctaba	1(6.1)	1-114	17 10	_	to tunino
shows it less t	- 21/18	10/0	00 bo	l (S)	HOR SOX
ame out	, obbr	A III	SH	no .	Dista CAA
ant no	riquice-	-1: Tru	th Tobl	e of l	Half Adder Circuit

	160	21514	Carrie	3/1/	1 111	11)-)		- 4
, کئ	CONST	X	BY/100	7/1/	C	52	of Car	1-57
4	rodiny	0	# 03	0	0	0	ment , AZ	, h.J.
571 716 602 - 7	on n	Q.	7 9 t # A	5 , 0	0	9	arsst.	4
/ V	OM y	100	The same of the sa	0 0 0	0	1110	Toront X	Ce,
. Tid	A 3H		i alva	7 1 _K	Hoir	0	Broken tue	
How	ور ۱۰ C	1-9 2010	0.0) Ong	40	1	ulel Bing	9600
i i i i i i i i i i i i i i i i i i i	-toloh prior	18 / XIN	නි රා	A long	133	B /	Adden, Fu	+1014
		, dno	nrėjausi	900	2 (9)	0-	Hant) allo	S) (d
			1	3	7	1		

Figure - 2: Truth Table of Full Adder

For the truth table of Half Adder, the output of 5 of Figure-1 represents XOR gate and C of Figure-1 represents AND gate For the Full Adder, the sum part of SINA XAYAZ and for the

tius.

carry part $C = A \times Y + Z \times (X \oplus Y)$. We can also make the 4-bit Parallel Adder into an Adder or Subtractor. For doing so, B1 needs to be taken from Pin no.11 of IC - 7483 and connected as input in $IC - 7486 \times (XOR gate)$. Similarly, B_2 , B_3 and B_4 also needs to be connected with C_0 which is common in all steps. For making it an adden C_0 can be taken as O and for subtractor C_0 can be taken as O and for subtractor C_0 can be