CSE260 Lab Report-2



Inspiring Excellence

Experiment: Universal gates and Applications of Boolean Algebra

Group-1:

21301351_Md Tasrif Khan, 21301350_Fardeen Mohammad Monayem, 22101428_Sibgatullah Tasnim, 22101710_Md. Anwar Hossain

ET Name of the Experiment.

Universal gates and applications of boolean algebra.

Et Objective.

- O To grovestigate the rules of boolean algebra.
- 1 To gain experience working with practical circuits.
- (11) To simply a complex function using boolean algebra.

At Required components & Equipments:

Trainer board, bread board, IC-7400 & IC-7402 logic gates, AT-700 portable analog/digital laboratory, a 7400×1 and wires.

tet Experimental setup!

1. To begin with, a trainer board, bread board,
Te-7400 and Ie-7402 which represents
NAND as well as NOR gate which were
used for the experiment. Now, at first
the AND gate was implemented using the

NAND gate. And for conducting this experiment pin no 1 & 2 were used for input. After that pin no & was used for connection to take inputs on pin no 465. pow, a wine was taken from pin no 6 and connected to the output and using the bulb light connection it was verified that the resultant gate was that of AND gate which was implemented using NAND gate However, Pin no 7 and 14 were used accordingly to GIND position and tov position using the wines.

2. Similarly, an expertment was conducted using NOR gate to represent AND gate. Here, also pin no NOR gate to represent AND gate. Here, also pin no your used at GIND and 14 at +5V. But the only difference here occurs in input and output only difference here.

And I was got from pin no 2 has used at A and a gain a no 5 was used to connect with B and again a

wire was taken from pin no 5 and connected with pin no 6. Then \$ was connected with pin no 4. And lastly, pin no 1 was used at pin no 11 and pin no 4 at pin no 12 as inputs. Therefore, pin no 13 was the main output.

3. For the final experiment burwhich is using NAND gates, results to XOR gate And for the setup like before the 7 no pin and 14 no pin were used for GND and +5v charge respectively. NOW, as "it is a cincuit by NAND gate, the process of using pin no 162 as input and pin no 3 as yz. Here, A was considered as input from pin no 1 and B as input from pin no 2 2 accordingly. After that, then assumption was taken by using 42 in plu no3. Moreover, A and 41 were taken as input in pin no 4,5

and got yo from pin no 6. Again, B & y was
taken as inputs in pin no 9 & 10 and got
connesponding output from &. Then, for easy
calculation the previous outputs yo and yo
were considered as input in pin no 12 & 15 which
gave us the resultant output from pin no 11.

Finally, the outputs watched with the truth
table of xor gate.

Est Results.

Hend, $\overline{AB} = \overline{A} + \overline{B} = \overline{A}$ $\overline{AB} = \overline{A} + \overline{B} = \overline{A} + \overline{A} + \overline{A} = \overline{A} + \overline{A} + \overline{A} = \overline{A} + \overline{A}$

(Dr. wongam's law)

Y4 = Y2. YB = J2 + YB = (A+B) + (B+A)

= (A.B) + (B.A)

= AB+BA = AB+BB = ABB

= XORgate

Fruth Table.

	A	B	ħ	B	AB	AB	AB+AB
P.S	0	0	m. 1	helin	-D. 1	D	· · · · · · · · · · · · · · · · · · ·
		0	0		⊗ 1	0	
	0	4	1	0	0		
NO	0/1.0	P. 0	0	0	0	* O	
. 11							
tuo		L 113	1	11			
		1° N/ 11	in to	eri yangi	· · · · · · · · · · · · · · · · · · ·		