



## BRAC UNIVERSITY

CSE 350: Digital Electronics and Pulse techniques

Exp-02: Implementing Diode Transistor Logic (DTL) gates

Name: <u>Afia Anjum</u>	Section: <u>02</u>
ID: <u>21301078</u>	Group: <u>02</u>

### Objectives

1. Constructing a Diode Transistor Logic (DTL) gate.
2. Understanding the circuit operations.

### Equipment and component list

#### *Equipment*

1. Digital Multimeter
2. DC power supply

#### *Component*

- NPN Transistor (C828) - x1 piece
- Diode 1N4003 - x4 pieces
- Resistors -
  - ◆ 2 K $\Omega$  - x2 pieces
  - ◆ 20 K $\Omega$  - x1 piece

### Task-01: DTL NAND gate

#### **THEORY**

In this task, we will implement a Diode Transistor Logic (DTL) NAND gate. As can be seen in Fig. 1, a 2-input NAND gate outputs a logical HIGH if at least one of the inputs is LOW. Otherwise, the output of the NAND gate is logical LOW. It can be created by passing the output of a AND gate through an Inverter or NOT gate. One can build all other logic gates using such NAND gates. The DTL implementation of a NAND circuit is shown in Fig. 2.

Diode-transistor logic (DTL) is a class of digital circuits that is the direct predecessor of transistor-transistor logic (TTL) and the successor of resistor-transistor logic (RTL). The output side of the basic DTL NAND circuit




Figure 1: NAND gate Truth Table




Figure 2: Diode Transistor Logic (DTL)

has a similar structure to the RTL inverter circuit, but it uses diode-logic AND on the input side. Thus, DTL circuits implement NAND gates by combining both DL and RTL logic, something that is not possible to do using solely RTL circuits or DL circuits. DTL also has better noise margin and fanout characteristics compared to RTL. (Noise margin indicates a circuit's immunity to noise, and fanout is the number of identical gates that a circuit can drive without facing errors).

On the input side of Fig. 2, we can see two diodes in reverse bias connection with respect to input - this acts as an AND gate circuit according to diode logic. The output of this AND gate is fed to the inverter input  $V_B$  (base terminal of BJT  $Q_1$ ) through the diodes  $D_1$  and  $D_2$  creating the NAND circuit. The output is obtained at the collector terminal of  $Q_1$ .

When both inputs are HIGH (5V), the cathode voltage of the diodes  $D_A$  and  $D_B$  become higher than their anode voltages. As a result, both input diodes operate in the reverse bias region (turned off/disconnected), and the node  $V_P$  has a high voltage level. This causes the transistor  $Q_1$  to operate in the saturation mode and the NAND gate generates a LOW output. In this case, the voltage of point P ( $V_P$ ) is close to 2.2V as the voltage of base terminal ( $V_B$ ) in saturation is nearly 0.8V and there is a voltage drop of 0.7V in each of diodes  $D_1$  and  $D_2$ .

When either input is LOW (0V), the corresponding input diode operates in the forward bias (turned on), and there is a voltage drop of 0.7V across the diode. Hence, the voltage at the node  $V_P$  becomes only 0.7V



higher than the LOW voltage at the input and drops much below the 2.2V required to turn on the BJT Q1. This causes the the transistor Q1 to work in the cutoff region and it acts like an open circuit. Hence, the current passing through the  $R_2$  resistor ( $I_{R2}$ ) is zero. As a result, there will be no voltage drop in the resistor  $R_2$  and the voltage of the output point (Y) will be same as  $V_{CC} = 5V$  (High).

## Task-02: DTL Inverter

### THEORY

As mentioned in the previous task, when either of the input terminals are HIGH, the corresponding diode operates in the reverse bias region - meaning it is virtually disconnected from the circuit. So we can say that if one of the inputs are set to logical HIGH, we can ignore that diode altogether, and the remaining diode input acts as a single input to the RTL inverter. Thus the resulting circuit acts as an inverter circuit (NOT gate). A roundabout way of explaining this is via the truth table of the NAND gate (Fig. 1) - when one input is set to HIGH, the output follows the inverted logic of the remaining input.

### Procedure:

1. Measure the resistance values and fill up the table 1.
2. Connect the circuit as shown in Fig. 2.
3. Observe the output for all possible input combinations and fill up table-2 for NAND gate.
4. Operate the gate in Fig. 2 as an inverter by connecting either of the inputs to +5V and using the remaining one as input terminal. Fill up table-3.

### Data Tables

**Table 1: Resistance Data**

For all your future calculations, please use the observed values only (for theoretical calculations too).

Notation	Expected Resistance ( $k \Omega$ )	Observed Resistance ( $k \Omega$ )
$R_1$	2	1.999
$R_2$	2	1.986
$R_B$	20	19.59


**Table 2: NAND Gate Data**

$V_A$ (V)	$V_B$ (V)	$V_{DA}$ (V)	$V_{DB}$ (V)	$V_P$ (V)	$I_{R1}$ (mA)	$I_{R2}$ (mA)	$V_B$ (mV)	$V_Y$ (V)
0	0	0.592	0.593	0.597	2.203	$5.0352 \times 10^{-3}$	7.9 m	4.99
0	5	0.623	-4.33	0.629	2.187	$5.0352 \times 10^{-3}$	12.3 m	4.99
5	0	-4.33	0.626	0.633	2.185	$5.0352 \times 10^{-3}$	12.3 m	4.99
5	5	-3.003	-3.004	1.966	1.518	2.510	0.729	14.6 m

**Table 3: Inverter Data**

*Always high*

Input A (V)	Input B (V)	$V_P$ (V)	$V_B$ (V)	Output Y (V)
0	5	0.629	12.3 m	4.99
5	5	1.966	0.729	14.6 m

  
Signature 13/6/24



## Report

Please answer the following questions briefly in the given space.


1. Using experimental data, find the operating mode of Q1 when input A is **HIGH** and input B is **LOW**. Additionally, find whether diodes DA and DB are ON or OFF (by using the voltage across them).

Ans.

When input A is high and B is low,  $V_P$  is 0.63V and  $V_B$  is 13.3mV. But BJT requires at least 2.2V to turn on and we didn't get a value close to that in  $V_B$ . So, Q1 was in cut-off mode. Additionally, DA was off while DB was ON, because the voltage across DB was positive which means that it was in forward bias mode while the voltage across DA was negative, showing that the diode was reverse bias region.

2. Assume that the output of the circuit shown in Fig: 1 is **LOW**. Draw the partial circuit consisting of only those components which remain active.

Ans.



3. What should be the relation between the currents  $I_{R1}$ ,  $I_B$  and  $I_{RB}$  when all inputs are **HIGH**? Did you obtain a similar result in your experiment? Explain briefly. (use a Multi-meter as Ammeter to measure  $I_B$ ).  
Ans.

The relation should be  $I_{R1} = I_B + I_{RB}$   
When the input was high,

$$I_B = 1.36 \text{ mA}$$

$$I_{R1} = 1.30 \text{ mA}$$

$$V_{RB} = 0.729 \text{ V}$$

$$I_{RB} = \frac{0.729 \text{ V}}{17.88 \text{ K}} = 0.0408 \text{ mA}$$

$$\begin{aligned} \therefore I_{R1} &= I_B + I_{RB} \\ &= 1.36 \text{ mA} + 0.0408 \text{ mA} \\ &= 1.4008 \text{ mA} \end{aligned}$$

The results obtained are quite similar. As  $D_A$  and  $D_B$  were OFF, all the current flowed through  $D_1$  and  $D_2$  and were divided into  $I_B$  &  $I_{RB}$ .

4. Use the relation between the currents  $I_{R1}$ ,  $I_B$  and  $I_{RB}$  when all inputs are **HIGH** to verify the operating mode of Q1. [Assume  $\beta_F \geq 100$ ]  
Ans.

$$I_B = 1.36 \text{ mA}$$

$$I_C = I_{R2} = 2.498 \text{ mA}$$

$$\begin{aligned} \text{and } I_E &= I_B + I_C = (1.36 + 2.498) \text{ mA} \\ &= 3.858 \text{ mA} \end{aligned}$$

$$\frac{I_C}{I_B} < \beta_F$$

$$\Rightarrow \frac{2.498}{1.36} < \beta_F$$

$$\therefore 1.836 < \beta_F$$

$$\text{and } I_B, I_C, I_E > 0$$

$\therefore$  Here,  $Q_1$  is in saturation mode



5. Will the circuit still work properly as NAND gate if the diodes  $D_1$  and  $D_2$  are removed? Measure the output voltage for the four different cases and verify.

Ans.

$V_A$	$V_B$	$V_Y$
0	0	4.50
0	5	3.4
5	0	3.21
5	5	13.3m

for inputs 0 & 5 and 5 and 0,  
Extra noise was added due  
to  $D_1$  &  $D_2$  <sup>being</sup> removed

The circuit will still work as a NAND gate as the outputs are High in all cases except for when both the inputs are High, which is also the same case for operation of a NAND gate.

6. Vary the input A from 0V to 5V while keeping input B fixed at 5V. What is the maximum value of input A for which the output remains HIGH? [consider any voltage above 1V as HIGH]

Ans.

$V_A$	$V_B$	$V_Y$
0.523	5	4.99
1.1	5	123mV
1.987	5	14.2mV

7. Verify the result of table 2 using theoretical calculation and comment on the result (Use extra pages if necessary).

Case 1

$$V_A = V_B = 0$$

$D_A, D_B$  is ON

$$V_P = 0 + 0.7 = 0.7V$$

$D_1$  is ON and  $D_2$  is OFF

$$I_{R1} = \frac{5 - 0.7}{2K} = 2.15mA$$

When ~~register~~ transistor is in cutoff state:

$$I_{R2} = I_B = I_{RB} = I_1 = 0$$

$$V_O = 5V$$

$$I_{DA} = I_{DB} \text{ and } I_{DA} = \frac{2.15}{2} = 1.075mA$$

When  $V_A = V_B = 0$ ,  $V_O$  is high and the result is verified.

Case 2 & 3 (one input High and one Low)

When  $V_A = 0$  &  $V_B = 5$

$D_A$  is ON but  $D_B$  is OFF

$V_P = 0.7V$  and the transistor is in cutoff state!

$$I_{R2} = I_B = I_1 = I_{RB} = 0$$

$$V_O = 5V$$

$$I_{R1} = \frac{5 - 0.7}{2K} = 2.15mA$$

$$I_{DA} = I_{R1} = 2.15mA \text{ and } I_{DB} = 0mA \text{ (same for case 3)}$$

So,  $V_O$  is high for case 2.

Case 4

$$V_A = V_B = 5V$$

$D_A$  and  $D_B$  is OFF

The transistor is on saturation state, So,  $V_{BE} = 0.8V$  and  $V_{CE} = 0.2V$

$$V_P = 0.7 + 0.7 + 0.8 = 2.2V$$

$$I_{R1} = \frac{5 - 2.2}{2K} = 1.4mA$$

$$I_{DA} = I_{DB} = 0mA$$

$$I_1 = I_{R1} = 1.4mA$$

$$I_{RB} = \frac{0.8 - 0}{20} = 0.04mA$$

$$I_{R2} = \frac{5 - 0.2}{2K} = 2.4mA$$

$$\therefore V_O = V_{CE} = 0.2V$$

$\therefore V_O$  is low in saturation mode.