

## BRAC UNIVERSITY

CSE 350: Digital Electronics and Pulse techniques

Exp-02: Implementing Diode Transistor Logic (DTL) gates

Name: Afia Anium	Section: 02
ID: 21301078	Group: 02

### **Objectives**

- 1. Constructing a Diode Transistor Logic (DTL) gate.
- 2. Understanding the circuit operations.

## Equipment and component list

#### Equipment

- 1. Digital Multimeter
- 2. DC power supply

#### Component

- NPN Transistor (C828) x1 piece
- Diode 1N4003 x4 pieces
- · Resistors -
  - ♦ 2 KΩ x2 pieces
  - ♦ 20 KΩ x1 piece

# Task-01: DTL NAND gate

#### THEORY

In this task, we will implement a Diode Transistor Logic (DTL) NAND gate. As can be seen in Fig. 1, a 2-input NAND gate outputs a logical HIGH if at least one of the inputs is LOW. Otherwise, the output of the NAND gate is logical LOW. It can be created by passing the output of a AND gate through an Inverter or NOT gate. One can build all other logic gates using such NAND gates. The DTL implementation of a NAND circuit is shown in Fig. 2.

Diode-transistor logic (DTL) is a class of digital circuits that is the direct predecessor of transistor-transistor logic (TTL) and the successor of resistor-transistor logic (RTL). The output side of the basic DTL NAND circuit




Figure 1: NAND gate Truth Table




Figure 2: Diode Transistor Logic (DTL)

has a similar structure to the RTL inverter circuit, but it uses diode-logic AND on the input side. Thus, DTL circuits implement NAND gates by combining both DL and RTL logic, something that is not possible to do using solely RTL circuits or DL circuits. DTL also has better noise margin and fanout characteristics compared to RTL. (Noise margin indicates a circuit's immunity to noise, and fanout is the number of identical gates that a circuit can drive without facing errors).

On the input side of Fig. 2, we can see two diodes in reverse bias connection with respect to input - this acts as an AND gate circuit according to diode logic. The output of this AND gate is fed to the inverter input  $V_B$  (base terminal of BJT Q1) through the diodes  $D_1$  and  $D_2$  creating the NAND circuit. The output is obtained at the collector terminal of Q1.

When both inputs are HIGH (5V), the cathode voltage of the diodes  $D_A$  and  $D_B$  become higher than their anode voltages. As a result, both input diodes operate in the reverse bias region (turned off/disconnected), and the node  $V_P$  has a high voltage level. This causes the transistor  $Q_1$  to operate in the saturation mode and the NAND gate generates a LOW output. In this case, the voltage of point P ( $V_P$ ) is close to 2.2V as the voltage of base terminal ( $V_B$ ) in saturation is nearly 0.8V and there is a voltage drop of 0.7V in each of diodes  $D_1$  and  $D_2$ .

When either input is LOW (0V), the corresponding input diode operates in the forward bias (turned on), and there is a voltage drop of 0.7V across the diode. Hence, the voltage at the node  $V_P$  becomes only 0.7V

higher than the LOW voltage at the input and drops much below the 2.2V required to turn on the BJT Q1. This causes the the transistor Q1 to work in the cutoff region and it acts like an open circuit. Hence, the current passing through the  $R_2$  resistor  $(I_{R2})$  is zero. As a result, there will be no voltage drop in the resistor  $R_2$  and the voltage of the output point (Y) will be same as VCC = 5V (High).

## Task-02: DTL Inverter

#### THEORY

As mentioned in the previous task, when either of the input terminals are HIGH, the corresponding diode operates in the reverse bias region - meaning it is virtually disconnected from the circuit. So we can say that if one of the inputs are set to logical HIGH, we can ignore that diode altogether, and the remaining diode input acts as a single input to the RTL inverter. Thus the resulting circuit acts as an inverter circuit (NOT gate). A roundabout way of explaining this is via the truth table of the NAND gate (Fig. 1) - when one input is set to HIGH, the output follows the inverted logic of the remaining input.

#### Procedure:

- 1. Measure the resistance values and fill up the table 1.
- 2. Connect the circuit as shown in Fig. 2.
- 3. Observe the output for all possible input combinations and fill up table-2 for NAND gate.
- 4. Operate the gate in Fig. 2 as an inverter by connecting either of the inputs to +5V and using the remaining one as input terminal. Fill up table-3.

### Data Tables

#### Table 1: Resistance Data

For all your future calculations, please use the observed values only (for theoretical calculations too).

Notation	Expected Resistance $(k \Omega)$	Observed Resistance $(k \Omega)$
$R_1$	2	1.999
$R_2$	2	1.986
$R_B$	20	19.59

Table 2: NAND Gate Data

$V_A$	$V_B$	$V_{DA}$	$V_{DB}$	$V_P$	$I_{R1}$	$I_{R2}$	$V_B$	$V_Y$
(V)	(V)	(V)	(V)	(V)	(mA)	(mA)	(mV)	(V)
0	0	0.592	0.593	0.597	2703	5.03522103	7.9m	4.99
0	5	0.623	- 4.33	0.629	2.187	5.0352×10-3	12.3 m	4.99
5	0	-4.33	0.626	0.633	2.185	5.0352×10-3	12.3 m	4.99
5	5	- 3.003	-3.004	1.966	1.518	2.510	0.729	14.6m

Table 3:	Inverter	Data

rter Data	Chianty right			
Input A (V)	Input B (V)	$V_P$ (V)	$egin{array}{c} V_B \ ({ m V}) \end{array}$	Output Y (V)
0	5	0.629	12.3 m	4.99
5	5	1.966	0.729	14.6 ~

Signature 1316127


# Report

Please answer the following questions briefly in the given space.

1. Using experimental data, find the operating mode of Q1 when input A is HIGH and input B is LOW. Additionally, find whether diodes DA and DB are ON or OFF (by using the voltage across them).

when input A is high and B is low, VP is 0.63V and VB is 13.3mV. But BJT requires at least 2.2V to two on and we didn't get a value close to that in VB. So. 91 was in cut-off mode. Additionally, Da awas off while DB was ON, because the voltage accross PB was positive which means that it was in forward bias mode while the voltage accross PB bias mode PB was negative, showing that the diode was reverse bias region.

 Assume that the output of the circuit shown in Fig: 1 is LOW. Draw the partial circuit consisting of only those components which remain active.
 Ans.



3. What should be the relation between the currents  $I_{R1}$ ,  $I_B$  and  $I_{RB}$  when all inputs are HIGH? Did you obtain a similar result in your experiment? Explain briefly. (use a Multi-meter as Ammeter to measure  $I_B$ ). Ans.

The results obtained are quite similar. As DA and PB were DFF, all the coverent flowed through DI and D2 and were divided into IB & IRB.

4. Use the relation between the currents  $I_{R1}$ ,  $I_B$  and  $I_{RB}$  when all inputs are **HIGH** to verify the operating mode of Q1. [Assume beta  $(\beta_F) \ge 100$ ]

Ans.

$$IB = 1.36 \text{ mA}$$
 and  $IE = IB + IC = IB + I$ 

1 1 1 1 1 1 1 1 1

J. Healt

广州村.

p. Habit on how

140 .

5. Will the circuit still work properly as NAND gate if the diodes  $D_1$  and  $D_2$  are removed? Measure the output voltage for the four different cases and verify.

Ans.

1111

14	VB	14
0	0	4.50
6	5	3.4
5	0	3.21
5	5	13.3m
	A Section	

for impulse Od5 and 5 and 0,

Extra noise was added due

to D, I Dr. removed

The circuit will still work as an NAND gate as the outputs are High in all cases except for when both the inputs are High, which is also the same case for operation of a NATED gate.

6. Vary the input A from 0V to 5V while keeping input B fixed at 5V. What is the maximum value of input A for which the output remains HIGH? [consider any voltage above 1V as HIGH] Ans.

NA	16	\ V <sub>4</sub>		
0.523	5	4.99		
1.1	5	123mV		
1.987	5	14.2 mV		

7. Verify the result of table 2 using theoretical calculation and comment on the result (Use extra pages if necessary). Cuce I VA = VB =0 DA, DB is ON Vp = 0+0.7 = 0.7V DI is ON and DZ is OFF IRI = 5-0.7 = 2.15mA when register transistors is in cutoff state: IR2 = IB = IRB = 11=0 V0 = 5V IDA = IDB and IDA = 2.15 21.075 mA when VA = VB = 0. Vo is high and the gresult is verified. case 283 (one input High and one Low) When VAZO & VB 25 DA is ON but DB is OFF VP = 0-7 v and the transistor is in cutoff state! IR2 2 TB 2 I1 2 TRB 20 V6=5V IRI = 5-0.7 = 2.15 mA IDA = IRI = 2.15 mA and IDB 2.0 m A (same for case 3) So, vo is high for case 2. case 4 VA = VB = 5V DA and DB is OFF The transistor is on saturation state, So, VBE 20.8V and VEB 20.20 VP 20.7+0.7+0.8 2 22V IR, 2 5-2.2 21.4mA i. vo zve = 0-2 v i. vo is low in saturation mode. IDA = TOB = OMA IIZIRI=1.4mA. IRB = 0.8-0 20.04 mA IRZ = 5-0-2 = 2.4 mA

# Scanned with CamScanner