CSE260 Lab Report-3



Experiment: Parity Generator and Checker

Group-1:

21301351_Md Tasrif Khan, 21301350_Fardeen Mohammad Monayem, 22101428_Sibgatullah Tasnim, 22101710_Md. Anwar Hossain Mame of the Experiment: Parity Generator and Checker.

2) Objective:

To design and implement on Even Parity Generators and Even Parity Checker using XOR gates (IC-7486).

3) Required Components and Equipments: AT - 700 Pontable Analogue / Digital Laboraton, 7400-3, IC-7486, Trainer Board, Bread Board.

4) Experimental Setup: To start with, IC-7486 is taken which is of XOR gate. Using a withe , the IC's pin 14 was connected to "+5V" position whereas pin 7 was connected to "GIND" position. Then, a partity generator circuit was preparted. Four inputs D_0 , D_1 , D_2 and D_3 were taken. D_0 and D_1 were connected to pin no.1 and pin no.2 respectively. Similarly the inputs C and D were connected to pin no.4 and 5.1. As a trebult, two outputs of xOR gates at pin no.3 and pin no.6 were prreparted. After that, a wire was taken from pin no.3 and pin no.6 and were connected to pin no.13 and pin no.12 respectively. Finally, pin no.11 was connected to the main output pin with a

Then we match the outputs with our the resultant truth table. Therefore, an Even Parrity General was preparted. Similarly, an Even Partity Checker was also preparted But in this case, an extra input P was taken . Just like before, the inputs Do , D, , D2 and D3 were taken. However, the input of P was taken from pin no.9. The circuit annongement of the first four inputs was the same as before. According to the previous arrangement, pin no. 11 was the main output. But now then we had to connect pin no.11 and pin no.10 using a with was not done before. Therefore, taking inputs from pin no.9 and 10 we got the final resolutions output was got from pin no.8 and it was connected to the main output pin with a wine. After that, we matched the results with our resultant truth table.

5) Repults in Tabulated Form, a little 1.

P	D_3	Da	D ₁	D _o
0	1	0	1	0
1	1	1	1	0
1	1	1	1	1
1	0	0	0	0
	अवस्ति । क	tili-	d av	- 5011

Figure - 1: Even Parity Generator

1					
P ·	D_3	Da	D,	Do	Regult
0	1	0	1	0	0
1	1	1	1	0	0
1	1	1	1	1	1
1	0	0	0	0	1

Figure - 2: Even Partity Checker

6) Discussions (Explanation of Repults). From the Repultant truth table of Even Panity Generator and Even Panity Checken a little difference wis seen in case of rebults. The difference wis that if the inputs of D3, D2, D1 and D0 are taken as 1,1,1 and 0 then in case of Even Panity Generator, we got output, I and in case of Even Panity Checker. the output was 0.