Information Technology

FIT3143 - LECTURE WEEK 11

INTRODUCTION TO GRAPHICS PROCESSING UNIT (GPU) COMPUTING

algorithm distributed systems database systems computation knowledge madesign e-business model data mining interpretation distributed systems database software computation knowledge management and

Topic Overview


- Graphics Processing Unit
- General purpose computing on Graphics Processing Unit (GPGPU)
- CPU vs GPU
- GPGPU architecture
- Compute Unified Device Architecture (CUDA) for GPGPU


Learning outcome(s) related to this topic

- Explain the fundamental principles of parallel computing architectures and algorithms (LO1)
- Design and develop parallel algorithms for various parallel computing architectures (LO3)

Graphic Processing – Some History

- ☐ 1990s: Real-time 3D rendering for video games were becoming common
 - Doom, Quake, Descent, ... (Nostalgia!)
- ☐ 3D graphics processing is immensely computation-intensive






Texture mapping

Shading

Graphic Processing – Some History

- ☐ Before 3D accelerators (GPUs) were common
- CPUs had to do all graphics computation, while maintaining framerate!
 - Many tricks were played



Doom (1993): "Affine texture mapping"

- Linearly maps textures to screen location, disregarding depth
- Doom levels did not have slanted walls or ramps, to hide this

Graphic Processing – Some History

- ☐ Before 3D accelerators (GPUs) were common
- CPUs had to do all graphics computation, while maintaining framerate!
 - Many tricks were played



Quake III arena (1999) : "Fast inverse square root" magic!

```
float Q_rsqrt( float number )
{
    const float x2 = number * 0.5F;
    const float threehalfs = 1.5F;

union {
       float f;
       uint32_t i;
    } conv = {number}; // member 'f' set to value of 'number'.
    conv.i = 0x5f3759df - ( conv.i >> 1 );
    conv.f *= ( threehalfs - ( x2 * conv.f * conv.f ) );
    return conv.f;
}
```

Introduction of 3D Accelerator Cards


- ☐ Much of 3D processing is short algorithms repeated on a lot of data
 - o pixels, polygons, textures, ...
- ☐ Dedicated accelerators with simple, massively parallel computation






A Diamond Monster 3D, using the Voodoo chipset (1997) (Konstantin Lanzet, Wikipedia)

Evolution of the Graphics Programming on the GPUs:



Evolution of the Graphics Programming on the GPUs:

EVOLUTION FOR OTHERS



EVOLUTION FOR GAMERS



What is GPGPU?

- ☐ GPGPU (general purpose computing on graphics processing units) is a methodology for high-performance computing that uses graphics processing units to crunch data.
- ☐ The characteristics of graphics algorithms that have enabled the development of extremely high-performance special purpose graphics processors show up in other HPC algorithms. This same special-purpose hardware can be put to use accelerating those algorithms as well.

What applications work best with GPGPUs? Why?

- Algorithms well-suited to GPGPU implementation are those that exhibit two properties: they are **data parallel** and **throughput intensive**.
- Data parallel means that a processor can execute the operation on different data elements simultaneously.
- ☐ Throughput intensive means that the algorithm is going to process lots of data elements, so there will be plenty to operate on in parallel. Taking advantage of these two properties, GPUs achieve extreme performance by incorporating lots (hundreds) of relatively simple processing units to operate on many data elements simultaneously


What advantages do GPUs offer? Are there any disadvantages?

- ☐ GPUs can run certain algorithms anywhere from 10 to 100 or more times faster than CPUs—a huge advantage.
- Disadvantage: Gaining this speedup requires that algorithms are coded to reflect the GPU architecture, and programming for the GPU differs significantly from traditional CPUs.




Peak Performance of GPU vs. CPU

	Throughput	Power	Throughput/Power
Intel Skylake	128 SP GFLOPS/4 Cores	100+ Watts	~1 GFLOPS/Watt
NVIDIA V100	15 TFLOPS	200+ Watts	~75 GFLOPS/Watt




Also,

System Architecture Snapshot With a GPU (2019)



High-Performance Graphics Memory


- ☐ Modern GPUs even employing 3D-stacked memory via silicon interposer
 - Very wide bus, very high bandwidth
 - e.g., HBM2 in Volta



Massively Parallel Architecture For Massively Parallel Workloads!

- □ NVIDIA CUDA (Compute Uniform Device Architecture) 2007
 - A way to run custom programs on the massively parallel architecture!
- ☐ OpenCL specification released 2008
- ☐ Both platforms expose synchronous execution of a massive number of threads


 GPU Threads



CUDA Execution Abstraction

- ☐ Block: Multi-dimensional array of threads
 - o 1D, 2D, or 3D
 - Threads in a block can synchronize among themselves
 - Threads in a block can access shared memory
 - CUDA (Thread, Block) ~= OpenCL (Work item, Work group)
- ☐ Grid: Multi-dimensional array of blocks
 - 1D or 2D
 - Blocks in a grid can run in parallel, or sequentially
- ☐ Kernel execution issued in grid units
- ☐ Limited recursion (depth limit of 24 as of now)

Simple CUDA Example



Simple CUDA Example

```
1 block
int main()
                                                 global:
                      N threads per block
                                                     In GPU, called from host/GPU
                                                 device :
    // Kernel invocation with N threads
                                                     In GPU, called from GPU
    VecAdd<<<1, N>>>(A, B, C);
                                                 host:
    Should wait for kernel to finish
                                                     In host, called from host
                               N instances of VecAdd spawned in GPU
// Kernel definition
 _global__ void VecAdd(float* A, float* B, float* C)
                                                                  One function can
                                                                      be both
    int i = threadIdx.x;
    C[i] = A[i] + B[i];
                                     Which of N threads am I?
         Only void allowed
                                     See also: blockIdx
```


More Complex Example: Picture Blurring

- Slides from NVIDIA/UIUC Accelerated Computing Teaching Kit
- ☐ Another end-to-end example

https://devblogs.nvidia.com/even-easier-introduction-cuda/


☐ Great! Now we know how to use GPUs — Bye?

Matrix Multiplication Performance Engineering



esuits from NVIDIA P1

Architecture knowledge is needed (again)



Volta Execution Architecture

- ☐ 64 INT32 Cores, 64 FP32 Cores, 4 Tensor Cores, Raytracing cores..
 - Specialization to make use of chip space...?
- ☐ Not much on-chip memory per thread
 - 96 KB Shared memory
 - 1024 Registers per FP32 core
- ☐ Hard limit on compute management
 - 32 blocks AND 2048 threads AND 1024 threads/block
 - e.g., 2 blocks with 1024 threads, or 4 blocks with 512 threads
 - Enough registers/shared memory for all threads must be available (all context is resident during execution)

RT CORE

More threads than cores – Threads interleaved to hide memory latency

Resource Balancing Details


- ☐ How many threads in a block?
- \Box Too small: 4x4 window == 16 threads
 - 128 blocks to fill 2048 thread/SM
 - SM only supports 32 blocks -> only 512 threads used
 - SM has only 64 cores... does it matter? Sometimes!
- \Box Too large: 32x48 window == 1536 threads
 - Threads do not fit in a block!
- ☐ Too large: 1024 threads using more than 64 registers
- ☐ Limitations vary across platforms (Fermi, Pascal, Volta, ...)

Warp Scheduling Unit

- ☐ Threads in a block are executed in 32-thread "warp" unit
 - Not part of language specs, just architecture specifics
 - A warp is SIMD Same PC, same instructions executed on every core
- ☐ What happens when there is a conditional statement?
 - Prefix operations, or control divergence
 - More on this later!
- ☐ Warps have been 32-threads so far, but may change in the future

Memory Architecture Caveats

- ☐ Shared memory peculiarities
 - Small amount (e.g., 96 KB/SM for Volta) shared across all threads
 - Organized into banks to distribute access
 - Bank conflicts can drastically lower performance
- ☐ Relatively slow global memory
 - Blocking, caching becomes important (again)
 - If not for performance, for power consumption...



8-way bank conflict 1/8 memory bandwidth

Alternatives to CUDA - Overview of OpenCL


- ☐ Open standard for parallel programming <u>across heterogeneous devices</u>
- ☐ Devices can consist of CPUs, GPUs, embedded processors etc. uses all the processing resources available
- ☐ Includes a <u>language based on C99</u> for writing kernels and API used to define and control the devices
- ☐ Parallel computing (or hardware acceleration*) through task-based and data-based parallelism

Purposes of OpenCL

- Use all computational resources of the system via a consistent programming language
- ☐ Greater platform independence
- ☐ Provides both a data and task parallel computational model
- ☐ A programming model which abstracts the specifics of the underlying hardware
- ☐ Much flexibility in specifying accuracy of floating-point computations
- ☐ Supports desktop, server, mobile, custom, etc.

The OpenCL Platform Model

- ☐ Host connected to one or more OpenCL devices
- Device consists of one or more cores
- ☐ Execution per processor may be SIMD or SPMD*
- Contexts group together devices and enable inter-device communication



^{*} Single Program, Multiple Data - where cores are running the same program but not necessarily the same instructions at the same time