


Circuitos Lógicos e Organização de Computadores

Capítulo 3 – Tecnologia de Implementação


Ricardo Pannain

pannain@unicamp.br

Tensão relativas aos níveis lógicos – Tecnologia MOS




Tensão relativas aos níveis lógicos




Transistor NMOS como uma chave



(a) Uma chave controlada por uma entrada x



(b) Transistor NMOS



(c) Símbolo simplificado de um transistor NMOS

MOS – Metal Oxide
Semiconductor

NMOS – MOS tipo N (canal
N – Substrato P)

Gate - Porta

Source – Fonte


Drain - Dreno

Substrate (body) –
substrato

Se V_G é baixo, não há
formação de canal entre
fonte e dreno → transistor
não conduz → transistor
aberto (turned off)


Se V_G é alto, há formação
de canal entre fonte e
dreno → transistor conduz
→ transistor fechado
(turned on)

Comportamento de um transistor MOS - NMOS



(a) Quando $V_{GS} = 0\text{ V}$, o transistor está off

Comportamento de um transistor MOS - NMOS




(b) Quando $V_{GS} = 5\text{ V}$, o transistor está on
 $V_{GS} > V_T \rightarrow$ há a formação do canal

Transistor PMOS como uma chave



PMOS – MOS tipo P (canal P – Substrato N)

(a) Uma chave com comportamento oposto ao do slide anterior




Gate - Porta

Source – Fonte

Drain - Dreno

Susbstrate (body) – substrato

(b) Transistor PMOS






Se V_G é baixo, há formação de canal entre fonte e dreno → transistor não conduz → transistor fechado (turned on)

Se V_G é alto, não há formação de canal entre fonte e dreno → transistor não conduz → transistor aberto (turned off)




(c) Símbolo simplificado de um transistor PMOS

Transistores NMOS e PMOS em circuitos lógicos



Chave fechada quando $V_G = V_{DD}$ Chave aberta quando $V_G = 0 \text{ V}$


(a) Transistor NMOS



Chave Aberta quando $V_G = V_{DD}$ Chave fechada quando $V_G = 0 \text{ V}$

(b) Transistor PMOS


Uma Porta Inversora – NOT - construída com tecnologia NMOS



(a) Diagrama do Circuito


(b) Diagrama simplificado

$V_f = 0,2 \text{ V}$ quando $V_x = 5 \text{ V}$
O resistor é um limitador de corrente (na prática, outro transistor)




(c) Símbolos Gráficos

Porta com tecnologia NMOS



(b) Tabela Verdade

Porta NAND com tecnologia NMOS




| x_1 | x_2 | f |
|-------|-------|-----|
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |


(b) Tabela Verdade

| V_{x1} | V_{x2} | V_f |
|----------|----------|-------|
| L | L | H |
| L | H | H |
| H | L | H |
| H | H | L |

NAND




Porta com tecnologia NMOS



(a) Circuito

Porta NOR com tecnologia NMOS





(a) Circuito

| x_1 | x_2 | f |
|-------|-------|-----|
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |


(b) Tabela verdade

| Vx1 | Vx2 | Vf |
|-----|-----|----|
| L | L | H |
| L | H | L |
| H | L | L |
| H | H | L |



(c) Símbolo gráfico s

Porta com tecnologia NMOS




(a) Circuito

| x1 | x2 | f |
|----|----|---|
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

(b) Tabela Verdade

| V_{x1} | V_{x2} | V_f |
|----------|----------|-------|
| L | L | L |
| L | H | L |
| H | L | L |
| H | H | H |


Porta AND com tecnologia NMOS



| x_1 | x_2 | f |
|-------|-------|-----|
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |


(b) Tabela Verdade

(a) Circuito



(c) Símbolos Gráficos

Porta com tecnologia NMOS




(a) Circuito

| x1 | x2 | f |
|----|----|---|
| 0 | 0 | |
| 0 | 1 | |
| 1 | 0 | |
| 1 | 1 | |


(b) Tabela Verdade

| Vx1 | Vx2 | Vf |
|-----|-----|----|
| L | L | L |
| L | H | H |
| H | L | H |
| H | H | H |

Porta OR com tecnologia NMOS




(b) Tabela Verdade




(c) Símbolos Gráficos

Estrutura de uma Porta NMOS




Estrutura de uma Porta CMOS



CMOS – Complementary MOS – resistor referente à porta NOMS é substituído por uma rede Pull-up (PUN)

PDN e PUN são duais, se o PDN tiver transistores NMOS em série, PUN terá transistores PMOS em paralelo, e vice-versa.

Estrutura de uma Porta NOT CMOS




(a) Circuito

| x | T_1 | T_2 | f |
|-----|-------|-------|-----|
| 0 | on | off | 1 |
| 1 | off | on | 0 |

(b) Tabela verdade e estados dos transistores

Estrutura de uma Porta CMOS



(a) Circuit


| x_1 | x_2 | T_1 | T_2 | T_3 | T_4 | f |
|-------|-------|-------|-------|-------|-------|-----|
| 0 | 0 | on | on | off | off | 1 |
| 0 | 1 | on | off | off | on | 1 |
| 1 | 0 | off | on | on | off | 1 |
| 1 | 1 | off | off | on | on | 0 |

(b) Truth table and transistor states

Para $f = 1 \rightarrow f = \overline{x_1 \cdot x_2} = \overline{x_1} + \overline{x_2} \rightarrow \text{PUN} = 2 \text{ transistores PMOS em paralelo}$

Para $f = 0 \rightarrow f = x_1 \cdot x_2 \rightarrow \text{PDN} = 2 \text{ transistores NMOS em série}$

Estrutura de uma Porta NAND CMOS



(a) Circuit

| x_1 | x_2 | T_1 | T_2 | T_3 | T_4 | f |
|-------|-------|-------|-------|-------|-------|-----|
| 0 | 0 | on | on | off | off | 1 |
| 0 | 1 | on | off | off | on | 1 |
| 1 | 0 | off | on | on | off | 1 |
| 1 | 1 | off | off | on | on | 0 |

(b) Truth table and transistor states

Para $f = 1 \rightarrow f = \overline{x_1 x_2} = \overline{x_1} + \overline{x_2} \rightarrow \text{PUN} = 2$ transistores PMOS em paralelo

Para $f = 0 \rightarrow f = x_1 x_2 \rightarrow \text{PDN} = 2$ transistores NMOS em série

Exercício

Dê o circuito CMOS para $f = \overline{(x_1 + x_2)}$

PUN

PDN

Exercício

Dê o circuito CMOS para $f = \overline{(x_1 + x_2)}$

PUN

$= x_1' \cdot x_2' \rightarrow$ PUN 2 transistores PMOS em série

PDN

$f' = (x_1 + x_2)'' = x_1 + x_2 \rightarrow$ PDN 2 transistores NMOS em paralelo

$$f = \overline{x_1 + x_2}$$

$$\text{PUN} \rightarrow f = 1$$

$$f = x_1 + x_2 =$$

$$f = x_1' \cdot x_2'$$

Será formado por 2 transistores PMOS estarão em série

PDN dual do PUN \rightarrow será formado por 2 transistores NMOS em paralelo

$$\text{PDN} \rightarrow f = 0$$


$$\underline{\quad} \quad \underline{\quad}$$

$$f = x_1 + x_2 = x_1 + x_2$$

Será formado por dois transistores NMOS em paralelo

PUN dual do PDN \rightarrow será formado por 2 transistores PMOS em série

Estrutura de uma Porta CMOS



(a) Circuit


| x_1 | x_2 | T_1 | T_2 | T_3 | T_4 | f |
|-------|-------|-------|-------|-------|-------|-----|
| 0 | 0 | on | on | off | off | |
| 0 | 1 | on | off | off | on | |
| 1 | 0 | off | on | on | off | |
| 1 | 1 | off | off | on | on | |

(b) Truth table and transistor states

Para $f = 1 \rightarrow \overline{f} = \overline{x_1 + x_2} = \overline{x_1} \cdot \overline{x_2} \rightarrow \text{PUN} = 2 \text{ transistores PMOS em série}$

Para $f = 0 \rightarrow \overline{f} = x_1 + x_2 \rightarrow \text{PDN} = 2 \text{ transistores NMOS em paralelo}$

Estrutura de uma Porta NOR CMOS



(a) Circuit


| x_1 | x_2 | T_1 | T_2 | T_3 | T_4 | f |
|-------|-------|-------|-------|-------|-------|-----|
| 0 | 0 | on | on | off | off | 1 |
| 0 | 1 | on | off | off | on | 0 |
| 1 | 0 | off | on | on | off | 0 |
| 1 | 1 | off | off | on | on | 0 |

(b) Truth table and transistor states


Para $f = 1 \rightarrow \overline{f} = \overline{x_1 + x_2} = \overline{x_1} \cdot \overline{x_2} \rightarrow \text{PUN} = 2 \text{ transistores PMOS em série}$

Para $f = 0 \rightarrow \overline{f} = x_1 + x_2 \rightarrow \text{PDN} = 2 \text{ transistores NMOS em paralelo}$

Estrutura de uma Porta CMOS



Estrutura de uma Porta **AND** CMOS



Estrutura de uma Porta CMOS

Exercício 1

Considere a função: $f = \overline{x_1} + \overline{x_2} \overline{x_3}$


Ache o circuito CMOS equivalente com o menor número de transistores possíveis

Exercício 2

Considere a função: $f = \overline{x_1} + (\overline{x_2} + \overline{x_3}) \overline{x_4}$

Ache o circuito CMOS equivalente com o menor número de transistores possíveis

Estrutura de uma Porta CMOS – Exercício 1




PUN
 $f = x_1' + x_2' x_3'$

PDN

$$\overline{f} = \overline{x_1 + x_2 x_3} = x_1 (x_2 + x_3)$$

$$f' = \overline{x_1' + x_2' x_3'} = x_1'' \cdot \overline{x_2' x_3'} = x_1 \cdot (x_2'' + x_3'') = x_1 \cdot (x_2 + x_3)$$

Estrutura de uma Porta CMOS – Exercício 2




PUN

$$f = x'1 + (x'2 + x'3) x'4$$

PDN

$$\begin{aligned} f &= x'1 + (x'2 + x'3) \cdot x'4 \\ f' &= (x'1 + (x'2 + x'3) x'4)' = \\ f' &= x''1 \cdot (x'2 + x'3) x'4)' = \\ &= x1 \cdot ((x'2 + x'3)' + x''4) = \\ &= x1 \cdot ((x2 \cdot x3) + x4) \end{aligned}$$

Níveis de Tensão em uma Porta Lógica



(a) Circuit

| V_{x_1} | V_{x_2} | V_f |
|-----------|-----------|-------|
| L | L | H |
| L | H | H |
| H | L | H |
| H | H | L |


(b) Voltage levels

Interpretação dos Níveis de Tensão – Lógica Positiva e Negativa

| V_{x_1} | V_{x_2} | V_f |
|-----------|-----------|-------|
| L | L | H |
| L | H | H |
| H | L | H |
| H | H | L |


(a) Níveis de Tensão

| x_1 | x_2 | f |
|-------|-------|-----|
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |



(b) Tabela Verdade – Lógica Positiva e Símbolo

| x_1 | x_2 | f |
|-------|-------|-----|
| 1 | 1 | 0 |
| 1 | 0 | 0 |
| 0 | 1 | 0 |
| 0 | 0 | 1 |




(c) Tabela Verdade – Lógica Negativa e Símbolo

Interpretação dos Níveis de Tensão – Lógica Positiva e Negativa

| V_{x_1} | V_{x_2} | V_f |
|-----------|-----------|-------|
| L | L | L |
| L | H | L |
| H | L | L |
| H | H | H |


(a) Níveis de Tensão

| x_1 | x_2 | f |
|-------|-------|-----|
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |




(b) Lógica Positiva

| x_1 | x_2 | f |
|-------|-------|-----|
| 1 | 1 | 1 |
| 1 | 0 | 1 |
| 0 | 1 | 1 |
| 0 | 0 | 0 |




(c) Lógica Negativa

Dispositivos Lógicos Programáveis como uma Caixa Preta




Estrutura geral de uma PLA – Programmable Logic Array




Baseado na idéia que as funções lógicas podem ser representadas como uma soma de produtos \rightarrow plano de ANDs e plano de ORs

Diagrama, em nível de portas lógicas, de uma PLA



Exercício – Dizer quais são as respectivas funções f_1 e f_2 .

Desenho esquemático de uma PLA



PAL – O plano AND é programável e o Plano OR é fixo


Diagram illustrating a PAL (Programmable Array Logic) circuit. The circuit consists of three input lines (x_1 , x_2 , x_3) and two output lines (f_1 , f_2). The AND plane (shaded light blue) is programmable, while the OR plane is fixed. The AND plane contains four AND gates (P_1 , P_2 , P_3 , P_4) and the OR plane contains two OR gates. The connections are as follows:

- P_1 is connected to x_1 and x_2 .
- P_2 is connected to x_1 and x_3 .
- P_3 is connected to x_2 and x_3 .
- P_4 is connected to x_1 , x_2 , and x_3 .


The output f_1 is the OR of P_1 and P_2 . The output f_2 is the OR of P_3 and P_4 .

Estrutura de uma FPGA – Field Programmable Gate Array

□ Logic block ■ Interconnection switches



FPGA - lookup table (LUT) de duas entradas



(a) Circuit for a two-input LUT

AND
 $f = x_1 \cdot x_2$

| x_1 | x_2 | f |
|-------|-------|-----|
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

LUT → contém células que armazenam, São usadas para implementar uma função lógica

MUX 2:1


$f(S, x_1, x_2) \rightarrow \text{Se } S = 0 \rightarrow f = x_1, \text{ c.c. } f = x_2$

$$F = S' x_1 + S x_2$$

FPGA - lookup table (LUT) de duas entradas

Que função é esta ?


O que seria armazenado na LUT para executar esta função?



FPGA - lookup table (LUT) de duas entradas

Que função é esta ?


O que seria armazenado na LUT para executar esta função?



| x1 | x2 | f1 |
|-----------|-----------|-----------|
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

FPGA - lookup table (LUT) de duas entradas

Que função é esta ?




| x1 | x2 | f1 |
|-----------|-----------|-----------|
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |


$$f1 = x1' x2' + x1 x2$$

XNOR

FPGA - lookup table (LUT) de três entradas



FPGA - lookup table (LUT) de três entradas




| x_1 | x_2 | x_3 | f |
|-------|-------|-------|-----|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 |


$$f = x_1'x_2x_3' + x_1'x_2x_3 + x_1x_2'x_3$$

$$= x_1'x_2 + x_1x_2'x_3$$

FPGA - lookup table (LUT) + Flip Flop



FPGA Programada




Exercício: Dê as funções f , f_1 e f_2

$f_1 =$

$f_2 =$

$f =$

FPGA Programada




Exercício: Dê as funções f , f_1 e f_2

$$f_1 = x_1 \cdot x_2$$

$$f_2 = x_2' \cdot x_3$$


$$f = (x_1 x_2 + x_2' x_3)$$

Comportamento de um transistor MOS - NMOS





(a) Quando $V_{GS} = 0\text{ V}$, o transistor está off

Comportamento de um transistor MOS - NMOS




(b) Quando $V_G = 5\text{ V}$, o transistor está on
 $V_{GS} > V_T \rightarrow$ há a formação do canal

Relação tensão-corrente em um transistor NMOS




(a) Small transistor




(b) Larger transistor

Curva de transferência de um inversor CMOS



Margem de Ruído



Dois inversores em cascata

Ruído \rightarrow perturbações randômicas que podem alterar um sinal.

Por exemplo, a saída de N_1 pode ser alterada por uma perturbação externa (ruído).


Se este ruído alterar V_{1L} de N_1 , este nível deve se manter abaixo de V_{1L} , para ser interpretado corretamente por N_2 .

A capacidade para tolerar ruídos sem afetar a operação correta \rightarrow margem de ruído


$$NM_L = V_{1L} - V_{0L}$$

$$NM_H = V_{0H} - V_{1H}$$


Figure 3.48 Voltage waveforms for logic gates



Dimensões de transistores




(a) Small transistor




(b) Larger transistor


FAN-IN – Porta AND




FAN-IN – Porta OR




O efeito do fan-out na propagação de atrasos



(a) Inversor que drives outros n inversores




(b) Circuito equivalente




(c) Propagação para diferentes valores de n

Buffer não inversor




(a) circuito CMOS





(b) símbolo gráfico

Buffer tri-state




(a) Buffer tri-state



(b) Circuito equivalente


| <i>e</i> | <i>x</i> | <i>f</i> |
|----------|----------|----------|
| 0 | 0 | Z |
| 0 | 1 | Z |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

(c) Tabela Verdade




(d) Implementação


Buffers tri-state




(a)



(b)




(c)




(d)

Uma utilização de buffers tri-state



Que circuito é este??


Uma utilização de buffers tri-state – MUX 2:1




| S | X1 | X2 | f |
|---|----|----|---|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 |

| S | f |
|---|-------|
| 0 | X_1 |
| 1 | X_2 |

Qual é o comportamento deste circuito ???




Transmission Gate – Chave CMOS




(a) Circuito

| s | f |
|-----|-----|
| 0 | Z |
| 1 | x |

(b) Tabela Verdade



(c) Circuito equivalente




(d) Símbolo Gráfico


OU-Exclusivo – XOR

| x_1 | x_2 | $f = x_1 \oplus x_2$ |
|-------|-------|----------------------|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

(a) Tabela Verdade




(b) Símbolo Gráfico



(c) Implementação usando SOP


$$f = x_1'x_2 + x_1x_2'$$

Que circuito é este ???



Circuito CMOS


XOR com transmission gates




| x_1 | f |
|-------|--------|
| 0 | x_2 |
| 1 | x_2' |

| x_1 | x_2 | f |
|-------|-------|-----|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

Que circuito é este ???



MUX 2:1 com transmission gate



| S | X1 | X2 | f |
|----------|-----------|-----------|----------|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 |

| S | f |
|----------|----------|
| 0 | X1 |
| 1 | X2 |

EXERCÍCIO

Derivar o circuito CMOS da função $f = xy + xz$, com o menor número de transistores possível.

$$f = x.(y + z)$$

EXERCÍCIO

Derivar o circuito CMOS da função $f = xy + xz$, com o menor número de transistores possível.

1- Uma solução é fazer $a' = x$, $b' = y$ e um $c' = z \rightarrow f = a'b' + a'c' = a'(b' + c')$

2 – Outra solução

$$f = x(y+z)$$

$$f' = x' + \overline{(y+z)}$$

$$f' = x' + y'z' \rightarrow \text{se } g = f' \rightarrow g = x' + y'z'$$

$$f = g'$$

$$\text{OBS} - f = xy + xz \rightarrow f' = (xy + xz)' = (xy)' \cdot (xz)' = (x' + y') \cdot (x' + z') = x' + y'.z'$$

