
Circuitos Lógicos e Organização de Computadores

Capítulo 8 - Circuitos Sequenciais Síncronos

Ricardo Pannain

pannain@unicamp.br

Forma geral de um circuito sequencial - MOORE



Máquina de estados finitos (FSM − Finite State Machine) → o comportamento do circuito pode ser representado usando um número finito de estados.

Máquina de MOORE → saídas dependem apenas do estado do circuito.

Etapas Básicas de Projeto

Exemplo:

Supondo um circuito que tenha uma entrada w e uma saída z.

- Todas as mudanças ocorrerão na subida do clock.
- A saída z é igual a 1 se durante dois ciclos consecutivos imediatamente precedente a entrada w for igual a 1. Caso contrário o valor é zero.

A tabela abaixo ilustra o funcionamento para um padrão de w qualquer.

Clockcycle:	t_0	t_1	t_2	t ₃	t ₄	t ₅	t ₆	t ₇	t ₈	t ₉	t ₁₀
	_		_			_				_	1
z:	0	0	0	0	0	1	0	0	1	1	0

Etapas Básicas de Projeto

PRIMEIRO PASSO → Diagrama de estados

Determinar quantos estados são necessários e quais transições são possíveis de um estado para outro.

No exemplo:

Supondo o estado inicial A (com saída z = 0) \rightarrow enquanto w = 0 ele permanece neste estado.

Se w = 1, na subida do clock ele passará para o estado B (com z = 0).

Uma vez no estado B, se w = 0, ele passará para o estado A (z = 0) na subida do clock.

Se w = 1, passará para um terceiro estado C (z = 1).

No estado C, se w=0, ele passará para o estado A (z=0) na subida do clock. Se w=1, Continuará no estado C (z=1)

Diagrama de estados do exemplo anterior – Máquina de MOORE






Diagrama de estados do exemplo anterior – Máquina de MOORE



Clockcycle:	t_0	t_1	t_2	t ₃	t_4	t ₅	t_6	t ₇	t ₈	t9	t ₁₀
	_		_			_				_	1
z:	0	0	0	0	0	1	0	0	1	1	0

Tabela de estados


SEGUNDO PASSO → Tabela de Estados



 Present	Next	Output	
state	w = 0	w = 1	Z

Tabela de estados

SEGUNDO PASSO → Tabela de Estados



Present	Next	state	Output
state	w = 0	w = 1	Z
Α	Α	В	0
В	Α	С	0
C	Α	С	1

Circuito sequencial geral

Como temos 3 estados, precisaremos de 2 Flip-Flops e o circuito ficaria:




Tabela de estados

Present	Next	state	Output
state	w = 0	w = 1	Z
Α	Α	В	0
В	Α	С	0
С	Α	С	1

Tabela de estados assinalados

	Present	Next	state	
	state	w = 0	Output	
	<i>y</i> ₂ <i>y</i> ₁	Y_2Y_1	$Y_{2}Y_{1}$	Z
4	00	00	01	0
В	01	00	10	0
\mathbb{C}	10	00	10	$oxed{1}$
	11	dd	dd	d

Tabela de estados assinalados


	Present	Next		
	state	w = 0	Output	
	y_2y_1	Y_2Y_1	$Y_{2}Y_{1}$	Z
A	00	00	01	0
В	01	00	10	0
\mathbf{C}	10	00	10	1
	11	dd	dd	d


W	y2	y1	Y2	Y 1
0	0	0	0	0
0	0	1	0	0
0	1	0	0	0
0	1	1	d	d
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	d	d


y2	y1	Z
0	0	0
0	1	0
1	0	1
1	1	d

Tabelas Verdade

Derivando as expressões lógicas dos próximos estados e da saída







Ignorando don't cares

$$Y_1 = w\bar{y}_1\bar{y}_2$$

$$Y_2 = wy_1 \bar{y}_2 + w\bar{y}_1 y_2$$

$$z = \bar{y}_1 y_2$$

Usando don't cares

$$Y_1 = w\bar{y}_1\bar{y}_2$$

$$Y_2 = wy_1 + wy_2$$

= $w(y_1 + y_2)$

$$z = y_2$$

Circuito Sequencial do exemplo anterior






Diagrama de tempo do exemplo anterior



Clockcycle:	t_0	t_1	t_2	t ₃	t ₄	t ₅	t ₆	t ₇	t ₈	t9	t ₁₀
w:	0	1	0	1	1	0	1	1	1	0	1
z:	0	0	0	0	0	1	0	0	1	1	0

Sistema digital com k registradores



Exemplo – Troca de conteúdo entre dois registradores MOORE

Trocar o conteúdo dos registradores R1 e R2, utilizando o registador R3 com auxiliar. A troca se inicia quando w=1. A operação só termina quando a troca for feita, independente de w (gera done).

 $R3 \leftarrow R2$

 $R2 \leftarrow R1$

 $R1 \leftarrow R3$

Sinais necessários






Diagrama de estados







Present	Next	state				Outputs	8		
state	w = 0	<i>w</i> = 1	$R1_{out}$	$R1_{in}$	$R2_{out}$	$R2_{in}$	$R3_{out}$	$R3_{in}$	Done
Α	Α	В	0	0	0	0	0	0	0
В	С	С	0	0	1	0	0	1	0
C	D	D	1	0	0	1	0	0	0
D	Α	Α	0	1	0	0	1	0	1

Tabela de estados

Present	Next	t state	Outputs							
state	w = 0	<i>w</i> = 1	$R1_{out}$	$R1_{in}$	$R2_{out}$	$R2_{in}$	$R3_{out}$	$R3_{in}$	Done	
Α	Α	В	0	0	0	0	0	0	0	
В	С	С	0	0	1	0	0	1	0	
C	D	D	1	0	0	1	0	0	0	
D	Α	Α	0	1	0	0	1	0	1	

Tabela de estados assinalados

	Present	Nexts	state							
	state	w = 0	w = 1				Outputs			
	y_2y_1	Y_2Y_1	Y_2Y_1	$R1_{out}$	$R1_{in}$	$R2_{out}$	$R2_{in}$	$R3_{out}$	$R3_{in}$	Done
A	00	00	0 1	0	0	0	0	0	0	0
В	01	10	1 0	0	0	1	0	0	1	0
C	10	11	1 1	1	0	0	1	0	0	0
D	11	00	0 0	0	1	0	0	1	0	1

Tabela de estados assinalados

Present state	•	$\frac{\text{Nexts}}{w = 0}$	state $w=1$			(Outputs			
y_2y_1		Y_2Y_1	Y_2Y_1	$R1_{out}$	$R1_{in}$	$R2_{out}$	$R2_{in}$	$R3_{out}$	$R3_{in}$	Done
00		00	0 1	0	0	0	0	0	0	0
01		10	1 0	0	0	1	0	0	1	0
10		11	1 1	1	0	0	1	0	0	0
11		00	0 0	0	1	0	0	1	0	1

W	y2	y1	Y2	Y1
0	0	0	0	0
0	0	1	1	0
0	1	0	1	1
0	1	1	0	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	1
1	1	1	0	0


A

В


D

Derivação da expressão do próximo estado

W	y2	y1	Y2	Y1
0	0	0	0	0
0	0	1	1	0
0	1	0	1	1
0	1	1	0	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	1
1	1	1	0	0



$$Y_1 = w\bar{y}_1 + \bar{y}_1y_2$$



$$Y_2 = y_1 \bar{y}_2 + \bar{y}_1 y_2$$

Tabela de estados assinalados

	Present	Nexts	state							
	state	w = 0	w = 1				Outputs			
	y_2y_1	Y_2Y_1	Y_2Y_1	$R1_{out}$	$R1_{in}$	$R2_{out}$	$R2_{in}$	$R3_{out}$	$R3_{in}$	Done
A	00	00	0 1	0	0	0	0	0	0	0
В	01	10	1 0	0	0	1	0	0	1	0
C	10	11	1 1	1	0	0	1	0	0	0
D	11	00	0 0	0	1	0	0	1	0	1

y2	y1	R1 out	R1 in	R2 out	R2 in	R3 out	R3 in	Done
0	0	0	0	0	0	0	0	0
0	1	0	0	1	0	0	1	0
1	0	1	0	0	1	0	0	0
1	1	0	1	0	0	1	0	1

Derivação das expressões das saídas

y2 y1	0	1
0	0	1
1	0	0

R2out,R3in = y'1y2


y2 y1	0	1
0	0	0
1	1	0

R1out, R2in = y1y'2

y2 y1	0	1
0	0	0
1	0	1

R3out,R1in, Done = y1y2

Circuito sequencial correspondente



Circuito sequencial correspondente


R2out,R3in = y'1y2

R1out, R2in = y1y'2

R3out,R1in, Done = y1y2

Y1=wy1'+y1'y2

Y2 = y1y2'+y1'y2



Problemas de assinalamento de estados

Suponha que, no primeiro exemplo, ao assinalar valores para os estados presentes, tenhamos escolhido conforma a tabela abaixo:

	Present	Next		
	state	w = 0	w = 1	Output
	<i>y</i> 2 <i>y</i> 1	Y_2Y_1	Y_2Y_1	Z
A	00	00	01	0
В	01	00	11	0
\mathbf{C}	11	00	11	1
	10	dd	dd	d

Problemas de assinalamento de estados

Suponha que, no primeiro exemplo, ao assinalar valores para os estados presentes, tenhamos escolhido conforma a tabela abaixo:

$$Y_1 = D_1 = w$$

$$Y_2 = D_2 = w y_1$$


$$z = y_2$$

w	y2	y1	Y2	Y 1
0	0	0	0	0
0	0	1	0	0
0	1	0	d	d
0	1	1	0	0
1	0	0	0	1
1	0	1	1	1
1	1	0	d	d
1	1	1	1	1


	Present	Next		
	state	w = 0	w = 1	Output
	<i>y</i> 2 <i>y</i> 1	$Y_2 Y_1$	Y_2Y_1	Z
A	00	00	01	0
В	01	00	11	0
\mathbf{C}	11	00	11	1
	10	dd	dd	d

Y2	00	01	11	10	Y2	2	00	01	11	10
0	0	0	0	d	0		0	0	0	d
1	0	1	1	d	1		1	1	1	d
	Y2 = wy1						Y1 = w			

Circuito com a melhoria no assinalamento



Circuito com a melhoria no assinalamento








Tabela de estados com melhoria de assnalamento – exemplo 2

	Present	Nexts	state									
	state	w = 0	w = 1	Outputs								
	y_2y_1	Y_2Y_1	Y_2Y_1	$R1_{out}$	$R1_{in}$	$R2_{out}$	$R2_{in}$	$R3_{out}$	$R3_{in}$	Done		
A	00	0 0	01	0	0	0	0	0	0	0		
В	01	1 1	11	0	0	1	0	0	1	0		
C	11	1 0	10	1	0	0	1	0	0	0		
D	10	0 0	00	0	1	0	0	1	0	1		

Derivação da expressão do próximo estado




$$Y_1 = w\bar{y}_2 + y_1\bar{y}_2$$



$$Y_2 = y_1$$

Forma geral de um circuito sequencial - MEALY



Máquina de estados finitos (FSM − Finite State Machine) → o comportamento do circuito pode ser representado usando um número finito de estados.

Máquina de MEALY → saídas dependem do estado atual do circuito e das entradas.

Máquina de Mealy

Nos exemplos anteriores, os circuitos sequenciais onde cada estado tem valores dos sinais de saídas associados a eles, são chamadas **Máquinas de MOORE**.

Os circuitos sequenciais onde os sinais das saídas estão associados tanto aos estados como às entradas são chamadas de **Máquina de MEALY**

Tomando o primeiro exemplo visto anteriormente, que gerava z = 1 quando a ocorrência de w = 1 era detectada em dois períodos consecutivos de clock. Supondo agora que queiramos que z seja 1 no segundo ciclo que w = 1 seja detectado, como exemplifica a tabela abaixo:

Clock cycle: w:	t_0	t_1	t_2	t ₃	t ₄	t ₅	t_6	t ₇	t ₈	t9	t ₁₀
w:	0	1	0	1	1	0	1	1	1	0	1
<i>z</i> :	0	0	0	0	1	0	0	1	1	0	0

Diagrama de estado

No exemplo:

Supondo o estado inicial A \Rightarrow enquanto w = 0 ele permanece neste estado e produz a saída z = 0. Se w = 1 (z = 0), na subida do clock, ele passará para o estado B. Uma vez no estado B, se w = 0 (z = 0), ele passará para o estado A na subida do clock. Se w = 1 produzirá a saída z = 1 e permanecerá neste estado..





Tabela de estados



Present	Next	state	Output z			
state	w = 0	w = 1	w = 0	w = 1		
A	A	В	0	0		
В	A	В	0	1		

Tabela de estados assinalados

Present	Next	state	Ou	tput
state	w = 0	w = 1	w = 0	w = 1
y	Y	Y	Z	Z
0	0	1	0	0
1	0	1	0	1


W	y	Y
0	0	0
0	1	0
1	0	1
1	1	1


W	y	Z
0	0	0
0	1	0
1	0	0
1	1	1

$$Y = wy' + wy = w$$


$$z = wy$$


Implementação da FSM





Implementação da FSM incluíndo um atraso na saída





Exemplo – Troca de conteúdo entre dois registradores - Mealy


Trocar o conteúdo dos registradores R1 e R2, utilizando o registador R3 com auxiliar

R3 ← R2


 $R2 \leftarrow R1$


 $R1 \leftarrow R3$

Sinais necessários




Exemplo – troca de conteúdo de registradores





estado atual			ximo tado							saí	ídas						
y	2y1	Y2	Y1	R1	out	R	1 in	R2	out	R	2in	R3	out	R	3in	do	one
	v	$\mathbf{v} = 0$	w = 1	$\mathbf{w} = 0$	w = 1	$\mathbf{w} = 0$	w = 1	$\mathbf{w} = 0$	w = 1	$\mathbf{w} = 0$	w = 1	$\mathbf{w} = 0$	w = 1	$\mathbf{w} = 0$	w = 1	$\mathbf{w} = 0$	w = 1
		y2y1	y2y1														
A	1	A	В	0	0	0	0	0	1	0	0	0	0	0	1	0	0
В	(C	C	1	1	0	0	0	0	1	1	0	0	0	0	0	0
C	1	A	A	0	0	1	1	0	0	0	0	1	1	0	0	1	1



	tado tual			ximo ado															
												saí	das						
	y2y1	Y	2	Y	1	R1	out	R	lin	R2	out	R	2in	R3	out	R	3in	do	one
		w =	0	w =	1	$\mathbf{w} = 0$	w = 1	$\mathbf{w} = 0$	w = 1	$\mathbf{w} = 0$	w = 1	$\mathbf{w} = 0$	w = 1	$\mathbf{w} = 0$	w = 1	$\mathbf{w} = 0$	w = 1	$\mathbf{w} = 0$	w = 1
		y2	y1	y 2	y1														
A	00	A	00	В	01	0	0	0	0	0	1	0	0	0	0	0	1	0	0
В	01	C	10	C	10	1	1	0	0	0	0	1	1	0	0	0	0	0	0
C	10	A	00	A	00	0	0	1	1	0	0	0	0	1	1	0	0	1	1
	11		dd		dd	d	d	d	d	d	d	d	d	d	d	d	d	d	d

	tado tual			ximo ado								saí	das						
	y2y1	Y	2	\mathbf{Y}^{2}	1	R1	out	R	lin	R2	out	R	2in	R3	out	R	3in	do	one
		w =	0	w =	1	$\mathbf{w} = 0$	w = 1	$\mathbf{w} = 0$	w = 1	$\mathbf{w} = 0$	w = 1	$\mathbf{w} = 0$	w = 1	$\mathbf{w} = 0$	w = 1	$\mathbf{w} = 0$	w = 1	$\mathbf{w} = 0$	w = 1
		y2;	y1	y2	y1														
A	00	A	00	В	01	0	0	0	0	0	1	0	0	0	0	0	1	0	0
В	01	C	10	C	10	1	1	0	0	0	0	1	1	0	0	0	0	0	0
\mathbf{C}	10	A	00	A	00	0	0	1	1	0	0	0	0	1	1	0	0	1	1
	11		dd		dd	d	d	d	d	d	d	d	d	d	d	d	d	d	d

1 4 9 1	Y2	=	y1
--------------------	-----------	---	----

y2y1	00	01	11	10
W				
0	0	1	d	0
1	0	1	d	0

Y1 = y2'y1'w

y2y1	00	01	11	10
W				
0	0	0	d	0
1	1	0	d	0

R2out,R3in = y2'y1'w

y2y1	00	01	11	10
W				
0	0	0	d	0
1	1	0	d	0

R1out, R2in = y1

y2y1	00	01	11	10
W				
0	0	1	d	0
1	0	1	d	o


R3out,R2in,done = y2

y2y1	00	01	11	10
W				
0	0	0	d	1
1	0	0	d	1


```
USE ieee.std logic 1164.all;
ENTITY simple IS
    PORT ( Clock, Resetn, w : IN STD_LOGIC;
                   : OUT STD_LOGIC);
END simple;
ARCHITECTURE Behavior OF simple IS
    TYPE State_type IS (A, B, C);
    SIGNAL y : State_type ;
BEGIN
    PROCESS (Resetn, Clock)
    BEGIN
        IF Resetn = '0' THEN
            y \leq A;
        ELSIF (Clock'EVENT AND Clock = '1') THEN
con't ...
```

Figure 8.29a VHDL code for a simple FSM

```
CASE y IS
                    WHEN A =>
                         IF w = '0' THEN
                              y \leq A;
                         ELSE
                              y \le B;
                         END IF;
                    WHEN B \Rightarrow
                         IF w = '0' THEN
                              y \leq A;
                         ELSE
                              y \leq C;
                         END IF;
                    WHEN C \Rightarrow
                         IF w = '0' THEN
                              y \leq A;
                         ELSE
                              y \leq C;
                         END IF;
               END CASE;
          END IF;
     END PROCESS;
     z \le '1' WHEN y = C ELSE '0';
END Behavior;
          Figure 8.29b VHDL code for a simple FSM (con't)
```



(a) Timing simulation results



(b) Magnified simulation results, showing timing details

Figure 8.32 Simulation results

(ENTITY declaration not shown)

```
ARCHITECTURE Behavior OF simple IS
    TYPE State_type IS (A, B, C);
    SIGNAL y_present, y_next : State_type ;
BEGIN
    PROCESS (w, y_present)
    BEGIN
        CASE y_present IS
             WHEN A =>
                 IF w = '0' THEN
                     y next \leq A;
                 ELSE
                     y_next \le B;
                 END IF;
             WHEN B =>
                 IF w = '0' THEN
                     y next \le A;
                 ELSE
                     y_next \le C;
                 END IF;
```

Figure 8.33a Alternative style of code for an FSM

```
WHEN C \Rightarrow
                  IF w = '0' THEN
                       y_next \le A;
                  ELSE
                       y_next \le C;
                  END IF;
         END CASE;
     END PROCESS;
     PROCESS (Clock, Resetn)
     BEGIN
         IF Resetn = '0' THEN
              y present \leq A;
         ELSIF (Clock'EVENT AND Clock = '1') THEN
              y_present <= y_next;</pre>
         END IF;
     END PROCESS;
     z \le '1' \text{ WHEN y\_present} = C \text{ ELSE '0'};
END Behavior;
```

Figure 8.33b Alternative style of code for an FSM (con't)

(ENTITY declaration not shown)

```
ARCHITECTURE Behavior OF simple IS

TYPE State_TYPE IS (A, B, C);

ATTRIBUTE ENUM_ENCODING : STRING;

ATTRIBUTE ENUM_ENCODING OF State_type : TYPE IS "00 01 11";

SIGNAL y_present, y_next : State_type;

BEGIN

con't ...
```

Figure 8.34 A user-defined attribute for manual state assignment

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY simple IS
     PORT (Clock, Resetn, w: IN STD LOGIC;
                                   : OUT
                                            STD LOGIC);
             7
END simple;
ARCHITECTURE Behavior OF simple IS
     SIGNAL y present, y next : STD LOGIC VECTOR(1 DOWNTO 0);
     CONSTANT A: STD_LOGIC_VECTOR(1 DOWNTO 0) := "00";
     CONSTANT B: STD LOGIC VECTOR(1 DOWNTO 0) := "01";
     CONSTANT C : STD_LOGIC_VECTOR(1 DOWNTO 0) := "11";
BEGIN
     PROCESS (w, y present)
     BEGIN
        CASE y present IS
             WHEN A =>
                 IF w = '0' THEN y next \leq A;
                 ELSE y next \leq B;
                 END IF;
... con't
```

Figure 8.35a Using constants for manual state assignment

```
WHEN B \Rightarrow
                   IF w = '0' THEN y next \leq A;
                   ELSE y next \le C;
                   END IF;
              WHEN C =>
                   IF w = '0' THEN y next \leq A;
                   ELSE y next \leq C;
                   END IF;
              WHEN OTHERS =>
                   y next \leq A;
         END CASE;
     END PROCESS;
     PROCESS (Clock, Resetn)
     BEGIN
         IF Resetn = '0' THEN
              y present \leq A;
         ELSIF (Clock'EVENT AND Clock = '1') THEN
              y present <= y next;
         END IF;
     END PROCESS;
     z \le '1' WHEN y present = C ELSE '0';
END Behavior;
```

Figure 8.35b Using constants for manual state assignment (cont')

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY mealy IS
     PORT (Clock, Resetn, w
                                 : IN STD LOGIC;
                                 : OUT STD LOGIC);
              \mathbf{Z}
END mealy;
ARCHITECTURE Behavior OF mealy IS
     TYPE State type IS (A, B);
     SIGNAL y : State_type ;
BEGIN
     PROCESS (Resetn, Clock)
     BEGIN
         IF Resetn = '0' THEN
              y \leq A;
         ELSIF (Clock'EVENT AND Clock = '1') THEN
              CASE y IS
                   WHEN A =>
                        IF w = '0' THEN y \le A;
                        ELSE y \leq B;
                        END IF;
... con't
```

Figure 8.36 VHDL code for a Mealy machine

```
WHEN B =>
                      IF w = '0' THEN y \le A;
                      ELSE y \leq B;
                      END IF;
             END CASE;
         END IF;
    END PROCESS;
    PROCESS (y, w)
     BEGIN
         CASE y IS
             WHEN A =>
                 z \le '0';
             WHEN B =>
                 z \leq w;
         END CASE;
    END PROCESS;
END Behavior;
```

Figure 8.36b VHDL code for a Mealy machine (con't)




Figure 8.37 Simulation results for the Mealy machine






Figure 8.38 Potential problem with asynchronous inputs to a Mealy FSM

Exemplo – somador serial - MEALY




Somador serial – diagrama de estados - Mealy



G: carry-in = 0

H: carry-in = 1

Somador serial – Tabela de estados - Mealy



G: carry-in = 0

H: carry-in = 1

Present Next state				Output s				
state	<i>ab</i> =00	01	10	11	00	01	10	11
G	G	G	G	Н	0	1	1	0
Н	G	Н	Н	Н	1	0	0	1

Somador serial – Tabela de estados assinalados - Mealy

Present	N	ext st	ate			Ou	tput	
state	ab=00	01	10	11	00	01	10	11
y		Y				,	S	
0	0	0	0	1	0	1	1	0
1	0	1	1	1	1	0	0	1


ab	00	01	11	10
у				
0	0	0	1	0
1	0	1	1	1

$$Y = ab + ay + by$$


ab	00	01	11	10
y				
0	0	1	0	1
1	1	0	1	0

Somador serial – Tabela de estados assinalados - Mealy


Present	N	ext st	ate			Ou	tput	
state	ab=00	01	10	11	00	01	10	11
y		Y				Å	S	
0	0	0	0	1	0	1	1	0
1	0	1	1	1	1	0	0	1




Somador serial – Mealy FSM




Exemplo – somador serial - MOORE



Somador serial – diagrama de estados - Moore



Somador serial – tabela de estados - Moore



Present	Output				
state	ab=00	01	10	11	S
G_0	G_0	G_1	G_1	H_0	0
G_1	G_0	G_1	G_1	H_0	1
H_0	G_1	H_0	H_0	H_1	0
H_1	G_1	H_0	H_0	H_1	1

Somador serial – tabela de estados assinalados - Moore

Present	N				
state	ab=00	01	10	11	Output
<i>y</i> 2 <i>y</i> 1		$Y_2 Y$	1		S
00	0 0	01	0 1	10	0
01	0 0	01	0 1	10	1
10	0 1	10	10	11	0
11	0 1	10	10	11	1

y2y1	00	01	11	10
ab				
00	0	0	1	1
01	1	1	0	0
11	0	0	1	1
10	1	1	0	0


y2y1	00	01	11	10
ab				
00	0	0	0	0
01	0	0	1	1
11	1	1	1	1
10	0	0	1	1

$$s = y1$$


$$Y2 = ab + by2 + ay2$$


Somador serial – tabela de estados assinalados - Moore

Present	N				
state	ab=00	01	10	11	Output
<i>y</i> 2 <i>y</i> 1		$Y_2 Y$	1		S
00	0 0	01	0 1	10	0
01	0 0	01	0 1	10	1
10	0 1	10	10	11	0
11	0 1	10	1 0	11	1




Somador serial –Moore FSM





(a) Timing simulation results



(b) Magnified simulation results, showing timing details

Figure 8.32 Simulation results

(ENTITY declaration not shown)

```
ARCHITECTURE Behavior OF simple IS
    TYPE State_type IS (A, B, C);
    SIGNAL y_present, y_next : State_type ;
BEGIN
    PROCESS (w, y_present)
    BEGIN
        CASE y_present IS
             WHEN A =>
                 IF w = '0' THEN
                     y next \leq A;
                 ELSE
                     y_next \le B;
                 END IF;
             WHEN B =>
                 IF w = '0' THEN
                     y next \le A;
                 ELSE
                     y_next \le C;
                 END IF;
```

Figure 8.33a Alternative style of code for an FSM

```
WHEN C \Rightarrow
                  IF w = '0' THEN
                       y_next \le A;
                  ELSE
                       y_next \le C;
                  END IF;
         END CASE;
     END PROCESS;
     PROCESS (Clock, Resetn)
     BEGIN
         IF Resetn = '0' THEN
              y present \leq A;
         ELSIF (Clock'EVENT AND Clock = '1') THEN
              y_present <= y_next;</pre>
         END IF;
     END PROCESS;
     z \le '1' \text{ WHEN y\_present} = C \text{ ELSE '0'};
END Behavior;
```

Figure 8.33b Alternative style of code for an FSM (con't)

(ENTITY declaration not shown)

```
ARCHITECTURE Behavior OF simple IS

TYPE State_TYPE IS (A, B, C);

ATTRIBUTE ENUM_ENCODING : STRING;

ATTRIBUTE ENUM_ENCODING OF State_type : TYPE IS "00 01 11";

SIGNAL y_present, y_next : State_type;

BEGIN

con't ...
```

Figure 8.34 A user-defined attribute for manual state assignment

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY simple IS
     PORT (Clock, Resetn, w: IN STD LOGIC;
                                   : OUT
                                            STD LOGIC);
             7
END simple;
ARCHITECTURE Behavior OF simple IS
     SIGNAL y present, y next : STD LOGIC VECTOR(1 DOWNTO 0);
     CONSTANT A: STD_LOGIC_VECTOR(1 DOWNTO 0) := "00";
     CONSTANT B: STD LOGIC VECTOR(1 DOWNTO 0) := "01";
     CONSTANT C : STD_LOGIC_VECTOR(1 DOWNTO 0) := "11";
BEGIN
     PROCESS (w, y present)
     BEGIN
        CASE y present IS
             WHEN A =>
                 IF w = '0' THEN y next \leq A;
                 ELSE y next \leq B;
                 END IF;
... con't
```

Figure 8.35a Using constants for manual state assignment

```
WHEN B \Rightarrow
                   IF w = '0' THEN y next \leq A;
                   ELSE y next \le C;
                   END IF;
              WHEN C =>
                   IF w = '0' THEN y next \leq A;
                   ELSE y next \leq C;
                   END IF;
              WHEN OTHERS =>
                   y next \leq A;
         END CASE;
     END PROCESS;
     PROCESS (Clock, Resetn)
     BEGIN
         IF Resetn = '0' THEN
              y present \leq A;
         ELSIF (Clock'EVENT AND Clock = '1') THEN
              y present <= y next;
         END IF;
     END PROCESS;
     z \le '1' WHEN y present = C ELSE '0';
END Behavior;
```

Figure 8.35b Using constants for manual state assignment (cont')

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY mealy IS
     PORT (Clock, Resetn, w
                                 : IN STD LOGIC;
                                 : OUT STD LOGIC);
              \mathbf{Z}
END mealy;
ARCHITECTURE Behavior OF mealy IS
     TYPE State type IS (A, B);
     SIGNAL y : State_type ;
BEGIN
     PROCESS (Resetn, Clock)
     BEGIN
         IF Resetn = '0' THEN
              y \leq A;
         ELSIF (Clock'EVENT AND Clock = '1') THEN
              CASE y IS
                   WHEN A =>
                        IF w = '0' THEN y \le A;
                        ELSE y \leq B;
                        END IF;
... con't
```

Figure 8.36 VHDL code for a Mealy machine

```
WHEN B =>
                      IF w = '0' THEN y \le A;
                      ELSE y \leq B;
                      END IF;
             END CASE;
         END IF;
    END PROCESS;
    PROCESS (y, w)
     BEGIN
         CASE y IS
             WHEN A =>
                 z \le '0';
             WHEN B =>
                 z \leq w;
         END CASE;
    END PROCESS;
END Behavior;
```

Figure 8.36b VHDL code for a Mealy machine (con't)




Figure 8.37 Simulation results for the Mealy machine




Figure 8.38 Potential problem with asynchronous inputs to a Mealy FSM

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
-- left-to-right shift register with parallel load and enable
ENTITY shiftrne IS
    GENERIC ( N : INTEGER := 4 );
             : IN STD_LOGIC_VECTOR(N-1 DOWNTO 0);
    PORT (R
           L, E, w : IN STD_LOGIC;
           Clock: IN STD LOGIC;
              : BUFFER STD LOGIC_VECTOR(N-1 DOWNTO 0));
END shiftrne;
ARCHITECTURE Behavior OF shiftrne IS
BEGIN
    PROCESS
    BEGIN
... con't
```

Figure 8.48a Code for a left-to-right shift register with an enable input

Figure 8.48b Code for a left-to-right shift register with an enable input (con't)

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY serial IS
    GENERIC (length: INTEGER := 8);
    PORT (Clock
                    : IN
                                STD LOGIC;
            Reset : IN
                                STD LOGIC;
            A, B : IN
                                STD LOGIC VECTOR(length-1 DOWNTO 0);
                                STD_LOGIC_VECTOR(length-1 DOWNTO 0) );
            Sum : BUFFER
END serial;
ARCHITECTURE Behavior OF serial IS
    COMPONENT shiftrne
        GENERIC ( N : INTEGER := 4 );
                        : IN
        PORT (R
                                  STD LOGIC VECTOR(N-1 DOWNTO 0);
                L, E, w : IN
                                  STD LOGIC;
                Clock : IN STD_LOGIC;
                                  STD LOGIC VECTOR(N-1 DOWNTO 0));
                    : BUFFER
    END COMPONENT;
    SIGNAL QA, QB, Null in: STD LOGIC VECTOR(length-1 DOWNTO 0);
    SIGNAL s, Low, High, Run: STD_LOGIC;
    SIGNAL Count: INTEGER RANGE 0 TO length;
    TYPE State type IS (G, H);
    SIGNAL y : State type;
... con't
```

Figure 8.49a VHDL code for the serial adder

```
BEGIN
     Low <= '0'; High <= '1';
     ShiftA: shiftrne GENERIC MAP (N => length)
         PORT MAP (A, Reset, High, Low, Clock, QA);
     ShiftB: shiftrne GENERIC MAP (N => length)
         PORT MAP (B, Reset, High, Low, Clock, QB);
     AdderFSM: PROCESS (Reset, Clock)
     BEGIN
         IF Reset = '1' THEN
              y \leq G;
         ELSIF Clock'EVENT AND Clock = '1' THEN
              CASE y IS
                   WHEN G =>
                        IF QA(0) = '1' AND QB(0) = '1' THEN y \le H;
                        ELSE y \leq G;
                        END IF;
                   WHEN H =>
                        IF QA(0) = '0' AND QB(0) = '0' THEN y \le G;
                        ELSE y \leq H;
                        END IF;
              END CASE;
         END IF;
     END PROCESS AdderFSM;
... con't
```

Figure 8.49b VHDL code for the serial adder (con't)

```
WITH y SELECT
         s \leq QA(0) XOR QB(0) WHEN G,
              NOT (QA(0) XOR QB(0)) WHEN H;
     Null in \leq (OTHERS \Rightarrow '0');
     ShiftSum: shiftrne GENERIC MAP ( N => length )
         PORT MAP (Null in, Reset, Run, s, Clock, Sum);
     Stop: PROCESS
     BEGIN
         WAIT UNTIL (Clock'EVENT AND Clock = '1');
         IF Reset = '1' THEN
              Count <= length;
         ELSIF Run = '1' THEN
              Count <= Count -1;
         END IF;
     END PROCESS;
     Run <= '0' WHEN Count = 0 ELSE '1'; -- stops counter and ShiftSum
END Behavior;
```

Figure 8.49c VHDL code for the serial adder (con't)

Minimização de estados

Definição 1 – Sejam 2 estados Si e Sj. Eles são ditos equivalentes se somente se para todas as possíveis sequências de entradas, a mesma sequência de saída é produzida, Levando para o mesmo estado ou para estados equivalentes.

OBS – É mais fácil mostrar os estados que não são equivalentes.

Procedimento de Particionamento

- 1. Separar em blocos, onde os estados com mesma saída devam pertencer ao bloco
- 2. Verificar os sucessores para cada combinação de entrada. Se estes sucessores pertencerem a um determinado subconjunto, deixá-lo no subconjunto, senão, criar outro subconjunto com estes estados.
- 3. Repetir até conseguir um resultado igual ao anterior.

Minimização de estados Tabela de Estados

state 1	N = 0	w=1	Output z
A B C D E F	B D F B F	C F E G C D	1 1 0 1 0

Minimização de estados

Tabela de Estados

Present state	$Nex \\ w = 0$	Output z	
A B C D E F	B D F B F	C F E G C	1 1 0 1 0

P1 = (ABCDEFG)

$$P2 = (ABD) (CEFG)$$

- \rightarrow próximos estados para w = 0 (BDB) (FFEF)
- → próximos estados para w = 1 (CFG) (ECDG)

$$P3 = (ABD) (CEG) (F)$$

- \rightarrow próximos estados para w = 0 (BDB) (FFF) (E)
- → próximos estados para w = 1 (CFG) (ECG) (D)

$$P4 = (AD) (B) (CEG) (F)$$

- \rightarrow próximos estados para w = 0 (BB) (D) (FFF) (E)
- \rightarrow próximos estados para w = 1 (CG) (F) (ECG) (D)

$$P5=(AD)(B)(CEG)(F)$$

Minimização de estados

Tabela de Estados

Present	Next	Output	
state	w = 0 $w = 1$		Z
A	В	С	1
В	D	F	1
C	F	E	0
D	В	G	1
E	F	C	0
F	Е	D	0
G	F	G	0

Present	Next	Output	
state	w = 0	w = 1	Z
A	В	С	1
В	A	F	1
C	F	\mathbf{C}	0
F	C	A	0

P1 = (ABCDEFG)

P2 = (ABD) (CEFG)

P3 = (ABD) (CEG) (F)

P4 = (AD) (B) (CEG) (F)

P5= (AD) (B) (CEG) (F)

 \rightarrow próximos estados para w = 0

→ próximos estados para w = 1

 \rightarrow próximos estados para w = 0

→ próximos estados para w = 1

 \rightarrow próximos estados para w = 0

 \rightarrow próximos estados para w = 1

→ FIM

(BDB) (FFEF)

(CFG) (ECDG) - D não pertence ao grupo de C E G

(BDB) (FFF) (E)

(CFG) (ECG) (D) - F não pertence ao grupo C G

(BB) (D) (FFF) (D)

(CG) (F) (ECG) (D)

Example 8.6

As another example of minimization, we will consider the design of a sequential circuit that could control a vending machine. Suppose that a coin-operated vending machine dispenses candy under the following conditions:

- The machine accepts nickels and dimes.
- It takes 15 cents for a piece of candy to be released from the machine.
- If 20 cents is deposited, the machine will not return the change, but it will credit the buyer with 5 cents and wait for the buyer to make a second purchase.

All electronic signals in the vending machine are synchronized to the positive edge of a clock signal, named Clock. The exact frequency of the clock signal is not important for our example, but we will assume a clock period of $100 \, \text{ns}$. The vending machine's coin-receptor mechanism generates two signals, $sense_D$ and $sense_N$, which are asserted when a dime or a nickel is detected. Because the coin receptor is a mechanical device and thus very slow compared to an electronic circuit, inserting a coin causes $sense_D$ or $sense_N$ to be set to 1 for a large number of clock cycles. We will assume that the coin receptor also generates two other signals, named D and N. The D signal is set to 1 for one clock cycle after $sense_D$ becomes 1, and N is set to 1 for one clock cycle after $sense_N$ becomes 1. The timing relationships between Clock, $sense_D$, $sense_N$, D, and N are illustrated in Figure 8.53a. The hash marks on the waveforms indicate that $sense_D$ or $sense_N$ may be 1 for many clock cycles. Also, there may be an arbitrarily long time between the insertion of two consecutive coins. Note that since the coin receptor can accept only one coin at a time, it is not possible to have both D and N set to 1 at once. Figure 8.53b illustrates how the N signal may be generated from the $sense_N$ signal.

Máquina de Moore, cujas entradas são N(5) e D(10), saída z que, quando = 1, libera o produto.





Figure 8.54 State diagram for Example 8.6

Present	Nε	Output			
state	DN = 00	01	10	11	Z
S1	S1	S3	S2		0
S2	S2	S 4	S 5	_	$\begin{bmatrix} 0 \end{bmatrix}$
S3	S3	S 6	S 7	_	0
S4	S 1	_	_	_	1
S5	S3		_	_	1
S6	S 6	S 8	S9	_	0
S7	S 1	_	_	_	1
S8	S 1	_	_	_	1 1
S9	S3				1

Figura 8.55 Tabela de Estados - Exemplo 8.6

Present	Ne	Output			
state	DN =00	01	10	11	Z
S1	S1	S3	S2	_	0
S2	S2	S4	S5	_	0
S3	S3	S 6	S 7	_	0
S4	S 1	_	_	_	1
S5	S3	_	_	_	1
S6	S6	S 8	S9	_	0
S7	S 1	_	_	_	1
S8	S1	_	_	_	1
S9	S3	_	_	_	1



Present	Ne	Output			
state	DN =00	01	10	11	Z
S1	S1	S3	S2	_	0
S2	S2	S4	S5	_	0
S3	S3	S6	S7	_	0
S4	S1	_	_	_	1 1
S5	S3	_	_	_	1
S6	S6	S 8	S9	_	0
S7	S1	_	_	_	1
S8	S1	_	_	_	1 1
S9	S3	_	_	_	1

```
P1 = (S1S2S3S4S5S6S7S8S9)
```

$$P6 = (S1) (S3) (S2 S6) (S4 S7 S8) (S5 S9)$$


Present	Present Next state					
state	DN = 00	01	10	11	Output z	
S1	S1	S3	S2	_	0	
S2	S2	S 4	S 5	_	0	
S3	S3	S 6	S 7	_	0	
S4	S1	_	_	_	1	
S5	S3	_	_	_	1	
S6	S6	S8	S9	_	0	
S7	S1	_	_	_	1	
S8	S1	_	_	_	1	
S9	S3	_	_	_	1	

Presen	N	ext state	Y3Y2Y	7 1	Outeut
state		DN			Output
y3y.	2y 00	01	10	11	Z
S1 000	S1 000	S3 010	S2 001	_	0
S2 00	S2 001	S4 011	S5 100	_	0
S3 010	S3 010	S2 001	S4 011	-	0
S4 01	S1 000	_	_	-	1
S5 10	S3 010	_	_	_	1

Presei	nt L	Ne	Ovetered			
state			DN			Output
y3y2	2y1	00	01	10	11	Z
S1 00	$0 \mid S$	S 1 000	S3 010	S2 001	_	0
S2 00	$1 \mid S$	S 2 001	S4 011	S5 100	_	0
S3 01	.0 S	3 010	S2 001	S4 011	-	0
S4 01	$1 \mid S$	\$1 000	_	_	_	1
S5 10	$00 \mid S$	3 010	_		_	1

$$Y3 = y1.D$$

y3 y2	00	01	11	10
y1 D				
00	0	0	d	0
01	0	0	d	d
11	1	d	d	d
10	0	0	d	d



N=0 N=1

Figure 8.56 Minimized state table for Example 8.6

Pre	esent	Ne	Outrout			
st	ate		DN			Output
,	y3y2y1	00	01	10	11	Z
S1	000	S1 000	S3 010	S2 001	_	0
S2	001	S2 001	S4 011	S5 100	_	0
S3	010	S3 010	S2 001	S4 011	-[0
S4	011	S1 000	_	_	_	1
S5	100	S3 010	_	_		1

$$Y2 = N y'2 + y3y'2 + Ny2y'1$$

y3 y2	00	01	11	10
y1 D				
00	0	1	d	1
01	0	1	d	d
11	0	d	d	d
10	0	0	d	d


N=0 N=1

Figure 8.56 Minimized state table for Example 8.6

Presei	nt L	Ne	ext state	Y3Y2Y	Y1	Ovetered
state			DN			Output
y3y2	2y1	00	01	10	11	Z
S1 00	0 5	S 1 000	S3 010	S2 001	_	0
S2 00	$1 \mid S$	S 2 001	S4 011	S5 100	_	0
S3 01	.0 S	3 010	S2 001	S4 011	-	0
S4 01	$1 \mid S$	\$1 000	_	_	_	1
S5 10	$00 \mid S$	3 010	_		_	1

$$Y1 = y'3y2 + y3 N + y'2y1 N'$$

y3 y2	00	01	11	10
y1 D				
00	0	0	d	0
01	1	1	d	d
11	0	d	d	d
10	1	0	d	d



N=0 N=1


Figure 8.56 Minimized state table for Example 8.6

Pre	esent	Ne	Ovetered			
sta	ate		DN			Output
	y3y2y1	00	01	10	11	Z
S1	000	S1 000	S3 010	S2 001	_	0
S2	001	S2 001	S4 011	S5 100	-	0
S3	010	S3 010	S2 001	S4 011	-[0
S4	011	S1 000	_	_	-	1
S5	100	S3 010		_	-	1


$$z = y3$$

y3 y2	00	01	11	10
y1				
0	0	0	d	1
1	0	0	d	d

Figure 8.56 Minimized state table for Example 8.6



(a) Timing diagram



(b) Circuit that generates N

Figure 8.53 Signals for the vending machine




Figure 8.57 Minimized state diagram for Example 8.6

Example 8.6

As another example of minimization, we will consider the design of a sequential circuit that could control a vending machine. Suppose that a coin-operated vending machine dispenses candy under the following conditions:

- · The machine accepts nickels and dimes.
- It takes 15 cents for a piece of candy to be released from the machine.
- If 20 cents is deposited, the machine will not return the change, but it will credit the buyer with 5 cents and wait for the buyer to make a second purchase.

All electronic signals in the vending machine are synchronized to the positive edge of a clock signal, named Clock. The exact frequency of the clock signal is not important for our example, but we will assume a clock period of $100 \, \mathrm{ns}$. The vending machine's coin-receptor mechanism generates two signals, $sense_D$ and $sense_N$, which are asserted when a dime or a nickel is detected. Because the coin receptor is a mechanical device and thus very slow compared to an electronic circuit, inserting a coin causes $sense_D$ or $sense_N$ to be set to 1 for a large number of clock cycles. We will assume that the coin receptor also generates two other signals, named D and N. The D signal is set to 1 for one clock cycle after $sense_D$ becomes 1, and N is set to 1 for one clock cycle after $sense_N$ becomes 1. The timing relationships between Clock, $sense_D$, $sense_N$, D, and N are illustrated in Figure 8.53a. The hash marks on the waveforms indicate that $sense_D$ or $sense_N$ may be 1 for many clock cycles. Also, there may be an arbitrarily long time between the insertion of two consecutive coins. Note that since the coin receptor can accept only one coin at a time, it is not possible to have both D and N set to 1 at once. Figure 8.53b illustrates how the N signal may be generated from the $sense_N$ signal.

Máquina de Mealy, cujas entradas são N(5) e D(10), saída z que, quando = 1, libera o produto.




Figure 8.58 Mealy-type FSM for Example 8.6

ESTADO ATUAL	PRÓ	XIMO ES	TADO - `	Y1Y2		SAÍDA	AS - z	
y1y2	D'N'	D'N	DN'	DN	D'N'	D'N	DN'	DN
S1 00	S1 00	S3 10	S2 01	NN	0	0	0	NN
S2 01	S2 01	S1 00	S3 10	NN	0	1	1	NN
S3 10	S3 10	S2 01	S1 00	NN	0	0	1	NN

$$Y1 = y1D'N'+y1'y2'N+y2D$$

y1y2/ DN				
DN	00	01	11	10
00	0	0	d	1)
01	$\langle 1 \rangle$	0	d	0
11	d	d	d	d
10	0	\1	d /	0

$$Y2 = y1'y2'D+y2D'N'+y1N$$

y1y2/ DN				
DN	00	01	11	10
00	0	(1	d	0
01	0	0	d	
11	d	d	<u>d</u>	ط ک
10	1)	0	d	0

$$z = y2N + y2D + y1D$$

y1y2/				
y1y2/ DN	00	01	11	10
00 01	0	0	d	0
01	0	(1 -	_d	_0
11	d	A	d	ď
10	0	J	$\left(d \right)$	1)

Tabela com estados não definidos

Present	Next	Next state		Output z	
state	w = 0	w = 1	w = 0	w = 1	
A	В	C	0	0	
В	D	_	0	_	
C	F	E	0	1	
D	В	G	0	0	
E	F	C	0	1	
F	Е	D	0	1	
G	F	_	0	_	

Figure 8.59 Incompletely specified state table for Example 8.7

Tabela com estados não definidos

Present	Next state		Output z		
state	w = 0	w=1	w = 0	w=1	
A	В	С	0	0	
В	D	_	0	_	
C	F	E	0	1	
D	В	G	0	0	
E	F	\mathbf{C}	0	1	
F	E	D	0	1	
G	F		0	_	

P1 = (ABCDEFG)

$$P2 = (AD) (BG) (CEF)$$

→ PRÓXIMO ESTADO 0 (BB) (DF) (FFE)

→ PRÓXIMO ESTADO 1 (CG) (--) (ECD)

$$P3 = (A) (D) (BG) (CE) (F)$$

→ PRÓXIMO ESTADO 0 (B) (B) (DF) (FF) (E)

→ PRÓXIMO ESTADO 1 (C) (G) (- -) (EC) (D)

$$P4 = (A) (D) (B) (G) (CE) (F)$$

→ PRÓXIMO ESTADO 0 (B) (B) (D) (F) (FF) (E)

→ PRÓXIMO ESTADO 1 (C) (G) (-) (-) (EC) (D)

$$P5 = (A) (D) (B) (G) (CE) (F)$$

→ FIM

Figure 8.59 Incompletely specified state table for Example 8.7

Contador

Projete um contador módulo 8, síncrono que conta na borda de subida, usando FF tipo D, que tenha uma entrada w, que controla a contagem (w = 0 congela e w = 1 permite a contagem). Para reiniciar a contagem, um sinal de reset faz com que ele volte a zero. MÁQUINA MOORE

Contador

Projete um contador módulo 8, síncrono que conta na borda de subida, usando FF tipo D, que tenha uma entrada w, que controla a contagem (w = 0 congela e w = 1 permite a contagem). Para reiniciar a contagem, um sinal de reset faz com que ele volte a zero. MOORE





Figure 8.60 State diagram for a counter

Present	Next	Output	
state	w = 0	w = 1	1
A	A	В	0
В	В	\mathbf{C}	1
С	\mathbf{C}	D	2
D	D	E	3
Е	E	F	4
F	F	G	5
G	G	Н	6
Н	Н	A	7

Figure 8.61 State table for the counter

	Present	Next state		
	state	w = 0	w = 1	Count
	<i>Y</i> 2 <i>Y</i> 1 <i>Y</i> 0	$Y_2 Y_1 Y_0$	$Y_2 Y_1 Y_0$	Z ₂ Z ₁ Z ₀
A	000	000	001	000
В	001	001	010	001
C	010	010	011	010
D	011	011	100	011
E	100	100	101	100
F	101	101	110	101
G	110	110	111	110
Н	111	111	000	111

Figure 8.62 State-assigned table for the counter







Figure 8.63 Karnaugh maps for D flip-flops for the counter




Contador

Projete um contador módulo 8, síncrono que conta na borda de subida, usando FF tipo D, que tenha uma entrada w, que controla a contagem (w = 0 congela e w = 1 permite a contagem). Para reiniciar a contagem, um sinal de reset faz com que ele volte a zero. MEALY

Contador

Projete um contador módulo 8, síncrono que conta na borda de subida, usando FF tipo D, que tenha uma entrada w, que controla a contagem (w = 0 congela e w = 1 permite a contagem). Para reiniciar a contagem, um sinal de reset faz com que ele volte a zero. MEALY




	Present	Next	state
	state	w = 0	w = 1
	<i>y</i> 2 <i>y</i> 1 <i>y</i> 0	$Y_2 Y_1 Y_0$	$Y_2 Y_1 Y_0$
A	000	000	001
В	001	001	010
\mathbf{C}	010	010	011
D	011	011	100
E	100	100	101
F	101	101	110
G	110	110	111
Н	111	111	000

MEALY z2z1z0						
w=0 $w=1$						
z 2	z1	z 0	z 2	z1	z0	
0	0	0	0	0	1	
0	0	1	0	1	0	
0	1	0	0	1	1	
0	1	1	1	0	0	
1	0	0	1	0	1	
1	0	1	1	1	0	
1	1	0	1	1	1	
1	1	1	0	0	0	

Contador

Projete um contador módulo 8, síncrono que conta na borda de subida, usando FF tipo D. Para reiniciar a contagem, um sinal de reset faz com que ele volte a zero. MOORE e MEALY



Projete um contador módulo 8, síncrono que conta na borda de subida, usando FF tipo D. Para reiniciar a contagem, um sinal de reset faz com que ele volte a zero. MOORE e MEALY


	Present	Next state	
	state		Count
	<i>Y</i> 2 <i>Y</i> 1 <i>Y</i> 0	$Y_2Y_1Y_0$	<i>z</i> ₂ <i>z</i> ₁ <i>z</i> ₀
A	000	001	000
В	001	010	001
C	010	011	010
D	011	100	011
E	100	101	100
F	101	110	101
G	110	111	110
Н	111	000	111

FF JK

Quando J= 0, K= d e o estado é $0 \rightarrow$ mantém estado em 0 Quando J = 1, K = d e o estado é $0 \rightarrow$ muda estado para 1 Quando J = d, K = 0 e o estado é $1 \rightarrow$ mantém estado para 1 Quando J = d, K = 1 e o estado é $1 \rightarrow$ muda estado para 0

J	K	Q(t+1)
0	0	Q(t)
0	1	0
1	0	1
1	1	$\overline{Q}(t)$

(b) Tabela Verdade



(c) Símbolo Gráfico

	Present	Flip-flop inputs								
	state		w =	0		w = 1				Count
	<i>y</i> 2 <i>y</i> 1 <i>y</i> 0	$Y_2 Y_1 Y_0$	J_2K_2	J_1K_1	J_0K_0	$Y_2Y_1Y_0$	J_2K_2	J_1K_1	J_0K_0	Z2Z1Z0
A	000	000	0d	0d	0d	001	0d	0d	1d	000
В	001	001	0d	0d	d0	010	0d	1d	d1	001
C	010	010	0d	d0	0d	011	0d	d0	1d	010
D	011	011	0d	d0	d0	100	1d	d1	d1	011
E	100	100	d0	0d	0d	101	d0	0d	1d	100
F	101	101	d0	0d	d0	110	d0	1d	d1	101
G	110	110	d0	d0	0d	111	d0	d0	1d	110
Н	111	111	d0	d0	d0	000	d1	d1	d1	111

Mapa Karnaugh - contador





Diagrama do circuito usando flip-flop JK






Figure 8.68 Factored-form implementation of the counter

Present state	Next state	Output $z_2z_1z_0$
A	В	000
В	C	100
C	D	010
D	Е	110
E	F	001
F	G	101
G	Н	011
Н	A	111

Present	Next	Output
state	state	
<i>y</i> 2 <i>y</i> 1 <i>y</i> 0	$Y_2 Y_1 Y_0$	z ₂ z ₁ z ₀
000	100	000
100	010	100
010	110	010
110	001	110
001	101	001
101	011	101
011	111	011
111	000	111

Figure 8.70 State-assigned table




Figure 8.71 Circuit for the counterlike example

Projete um circuito que gerencie o acesso a um recurso de um computador. São 3 dispositivos, d1, d2 e d3, sendo que d1 tem maior prioridade que d2 e d3 e d2 tem maior prioridade que d3 MOORE

Entradas - requisições r1r2r3 Saídas garantia de uso g1g2g3




Figure 8.72 State diagram for the arbiter





Figure 8.73 Alternative style of state diagram for the arbiter

Projete um circuito que gerencie o acesso a um recurso de um computador. São 3 dispositivos, d1, d2 e d3, sendo que d1 tem maior prioridade que d2 e d3 e d2 tem maior prioridade que d3 MEALY

Entradas - requisições r1r2r3 Saídas garantia de uso g1g2g3



126

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY arbiter IS
     PORT (Clock, Resetn: IN
                                      STD LOGIC;
                             : IN
                                      STD LOGIC VECTOR(1 TO 3);
              r
                             : OUT
                                      STD LOGIC VECTOR(1 TO 3));
END arbiter;
ARCHITECTURE Behavior OF arbiter IS
     TYPE State type IS (Idle, gnt1, gnt2, gnt3);
     SIGNAL y : State type ;
BEGIN
     PROCESS (Resetn, Clock)
     BEGIN
         IF Resetn = '0' THEN y <= Idle;
         ELSIF (Clock'EVENT AND Clock = '1') THEN
              CASE y IS
                   WHEN Idle =>
                        IF r(1) = '1' THEN y \le gnt1;
                        ELSIF r(2) = '1' THEN y \le gnt2;
                        ELSIF r(3) = '1' THEN y \le gnt3;
                        ELSE y <= Idle;
                        END IF;
... con't
```

Figure 8.74a VHDL code for the arbiter

```
WHEN gnt1 =>
                            IF r(1) = '1' THEN y \le gnt1;
                            ELSE y <= Idle;
                            END IF;
                      WHEN gnt2 =>
                            IF r(2) = '1' THEN y \le gnt2;
                            ELSE y \leq Idle;
                            END IF;
                      WHEN gnt3 =>
                            IF r(3) = '1' THEN y \le gnt3;
                            ELSE y <= Idle;
                            END IF;
                END CASE;
           END IF;
      END PROCESS;
      g(1) \le '1' \text{ WHEN } y = \text{gnt1 ELSE '0'};
      g(2) \le '1' \text{ WHEN } y = \text{gnt2 ELSE '0'};
      g(3) \le '1' \text{ WHEN y} = \text{gnt3 ELSE '0'};
END Behavior;
```

Figure 8.74b VHDL code for the arbiter (con't)

```
PROCESS( y )
BEGIN

IF y = gnt1 THEN g(1) <= '1';
ELSIF y = gnt2 THEN g(2) <= '1';
ELSIF y = gnt3 THEN g(3) <= '1';
END IF;
END PROCESS;
END Behavior;</pre>
```

Figure 8.75 Incorrect VHDL code for the grant signals

```
PROCESS(y)
     BEGIN
         g(1) \le 0';
         g(2) \le '0';
         g(3) \le '0';
         IF y = gnt1 \text{ THEN } g(1) \le '1';
         ELSIF y = gnt2 THEN g(2) \le '1';
         ELSIF y = gnt3 THEN g(3) \le '1';
         END IF;
     END PROCESS;
END Behavior;
```

Figure 8.76 Correct VHDL code for the grant signals






Figure 8.77 Simulation results for the arbiter circuit



a) Output delays using binary encoding



b) Output delays using one-hot encoding

Figure 8.78 Output delays in the arbiter circuit





Figure 8.80 Circuit for Example 8.8

Present	Next		
state	w = 0	w = 1	Output
У2У1	Y_2Y_1	Y_2Y_1	Z
0 0	0 0	01	0
0 1	0 0	10	0
1 0	0 0	11	0
1 1	0 0	11	1

Present	Next	Output	
state	w = 0	w = 1	Z
A	A	В	0
В	A	\mathbf{C}	0
C	A	D	0
D	A	D	1

(a)State-assigned table

(b)State table



Present	Flip-flop inputs				
state	w = 0		w = 1		Output
<i>y</i> 2 <i>y</i> 1	J_2K_2	J_1K_1	J_2K_2	J_1K_1	Z
00	01	0 1	0 0	1 1	0
01	01	0 1	10	1 1	0
10	01	0 1	0 0	1 0	$\mid 0 \mid$
11	01	0 1	1 0	1 0	1




Figure 8.84 Circuit for Example 8.10

Present	Flip-flo	p inputs	
state	w = 0	w = 1	Output
<i>y</i> 2 <i>y</i> 1	T_2D_1	T_2D_1	Z
0 0	0 0	01	0
0 1	0 0	10	0
1 0	1 0	01	0
1 1	1 0	01	1




Figure 8.86 Elements used in ASM charts




Figure 8.88 ASM chart for the FSM in Figure 8.23




Figure 8.89 ASM chart for the arbiter




Figure 8.90 The general model for a sequential circuit

Present	Next	Next state	
state	w = 0	w = 1	Output
<i>y</i> 2 <i>y</i> 1	Y_2Y_1	Y_2Y_1	Z
0 0	1 0	1 1	0
0 1	0 1	0 0	0
1 0	1 1	0 0	0
11	1 0	0 1	1




Figure P8.2 Circuit for problem 8.29

