Circuitos Lógicos e Organização de Computadores

Capítulo 5 – Representação Numérica e Circuitos Aritméticos

Ricardo Pannain pannain@unicamp.br

Conversão Decimal-Binária

Convert $(857)_{10}$

			Remainder	
$857 \div 2$	=	428	1	LSB
$428 \div 2$	=	214	0	
$214 \div 2$	=	107	0	
$107 \div 2$	=	53	1	
$53 \div 2$	=	26	1	
$26 \div 2$	=	13	0	
$13 \div 2$	=	6	1	
$6 \div 2$	=	3	0	
$3 \div 2$	=	1	1	
$1 \div 2$	=	0	1	MSB

Result is $(1101011001)_2$

Números em diferentes Bases

Decimal	Binary	Octal	Hexadecimal
00	00000	00	00
01	00001	01	01
02	00010	02	02
03	00011	03	03
04	00100	04	04
05	00101	05	05
06	00110	06	06
07	00111	07	07
08	01000	10	08
09	01001	11	09
10	01010	12	0A
11	01011	13	0B
12	01100	14	0C
13	01101	15	0D
14	01110	16	$0\mathrm{E}$
15	01111	17	$0\mathrm{F}$
16	10000	20	10
17	10001	21	11
18	10010	22	12

Projetar um circuito que gere o resultado e o carry out de uma soma de dois números de 1 bit.

X	У	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$Sum = x XOR y$$


$$Carry = x . y$$


Meio Somador (Half - adder)

(a) The four possible cases

	Carry	Sum
x y	С	S
0 0	0	0
0 1	0	1
1 0	0	1
1 1	1	0

(b) Truth table





(d) Graphical symbol

Adição Binária

$$X = x_4 x_3 x_2 x_1 x_0 \qquad 0 \ 1 \ 1 \ 1 \qquad (15)_{10}$$

$$+ Y = y_4 y_3 y_2 y_1 y_0 \qquad 0 \ 1 \ 0 \qquad (10)_{10}$$


$$= x_4 x_3 x_2 x_1 x_0 \qquad 0 \ 1 \ 0 \qquad (10)_{10}$$

$$= x_4 x_3 x_2 x_1 x_0 \qquad 0 \ 1 \ 0 \qquad (25)_{10}$$


Somador Completo (Full-adder)

c ,	\mathbf{x}_{I}	y_i	c 1 + 1	5,
0	0	0	0	0
0	0	1	0	1
0	30	0	0	- 31
0	1	1	1.	0
1	0	0	0	- 1
1:	0	1	1	0
1	1	0	1.	0
1	1	1	1	- 1

(a) Truth table



$$s_i = x_i \oplus y_i \oplus \epsilon_i$$



$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$


(b) Karnaugh maps

OBS

$$S = x' y' c + x' y c' + x y c + x y' c' = x XOR y XOR c$$

OBS

Somador Completo (Full-adder)



c_{i}	x_{i}	y_i	c_{i+1}	s_{i}
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Somador Completo (Full-adder)


(a) Truth table

$c_i^{x_i y}$	i 00	01	11	10
0		1		1
1	1		1	
$s_i = x_i \oplus y_i \oplus c_i$				

$c_i^{x_i y}$	i 00	01	11	10
0			1	
1		1	1	1


$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$

(b) Karnaugh maps




10

Projetar um somador de *n*-bits




Full Adder (FA)

Somador de *n*-bits – ripple carry



Formatos para representação de números inteiros



(b) Signed number

Números inteiros sinalizados com 4 bits

	Sign and		
$b_3 b_2 b_1 b_0$	${ m magnitude}$	1's complement	2's complement
0111	+7	+7	+7
0110	+6	+6	+6
0101	+5	+5	+5
0100	+4	+4	+4
0011	+3	+3	+3
0010	+2	+2	+2
0001	+1	+1	+1
0000	+0	+0	+0
1000	-0	-7	-8
1001	-1	-6	-7
1010	- 2	-5	-6
1011	-3	-4	-5
1100	-4	-3	-4
1101	- 5	-2	-3
1110	-6	-1	-2
1111	-7	-0	-1

SM +7 -> 0111 C1 0111 C2 0111

-7 -> 1111

1000

1001

+5 -> 0101

0101

0101

-5 -> 1101

1010

1011

$$s = a - b = a + (-b) = a + (not b) + 1$$

Exemplos de adição em complemento de 1


Exemplos de adição em complemento de 2

$$s = a - b = a + (-b) = a + (not b) + 1$$

 $s = 5 - 2 = 0101 + (1101 + 1) = 1 \quad 0011$

Exemplos de subtração em complemento de 1


Interpretação Gráfica de números de 4 bits em complemento de 2



Projetar um circuito somador/subtrator

$$S = A - B = A + (-B) = A + B' + 1$$


Somador / Subtrator




Exemplo de ocorrência de overflow

$$Ov = SxSySr' + Sx'Sy'Sr$$


Calcular o tempo necessário para uma soma de 2 número de 4 bits, em um somador ripple carry, supondo que o atraso de uma porta seja *t*



Full Adder



Calcular o tempo necessário para uma soma de 2 número de 4 bits, supondo que o atraso de uma porta seja t



MSB position

$$s0 ->2t$$

 $c1 -> 2t$

$$s1 -> 3t$$

 $c2 -> 4t$


$$s2 -> 5t$$

 $c3 -> 6t$


$$s3 -> 7t$$

 $c4 -> 8t$





Somador ripple-carry com generação/propagação de sinais



Somador carry-lookahead

Como fazer com que um somador trabalhe mais rápido?

Obs: gi = xiyi pi = (xi + yi)

$$c1 = x0y0 + x0c0 + y0c0 = g0 + p0c0 \Rightarrow$$

 $c2 = x1y1 + x1c1 + y1c1 = g1 + p1c1 = g1 + p1g0 + p1p0c0 \Rightarrow$
 $c3 = g2 + p2c2 = g2 + p2g1 + p2p1g0 + p2p1p0c0 \Rightarrow$
 $c4 = g3 + p3c3 = g3 + p3g2 + p3p2g1 + p3p2p1g0 + p3p2p1p0c0 \Rightarrow$

Somador carry-lookahead

Como fazer com que um somador trabalhe mais rápido?

Obs: gi = xiyi pi = (xi + yi)

$$c1 = x0y0 + x0c0 + y0c0 = g0 + p0c0 \rightarrow 3t$$

 $c2 = x1y1 + x1c1 + y1c1 = g1 + p1c1 = g1 + p1g0 + p1p0c0 \rightarrow 3t$
 $c3 = g2 + p2c2 = g2 + p2g1 + p2p1g0 + p2p1p0c0 \rightarrow 3t$
 $c4 = g3 + p3c3 = g3 + p3g2 + p3p2g1 + p3p2p1g0 + p3p2p1p0c0 \rightarrow 3t$

Somador carry-lookahead

Como fazer com que um somador trabalhe mais rápido ?

Obs: g0 = x0y0

$$(x0 + y0)c0 = p0c0 \implies p0 = x0 + y0$$

$$c1 = x0y0 + x0c0 + y0c0 = g0 + p0c0 \implies 3t$$

$$s0 \implies 2t$$

$$c2 = x1y1 + x1c1 + y1c1 = g1 + p1c1 = g1 + p1g0 + p1p0c0 \implies 3t$$

$$s1 \implies 4t$$

$$c3 = g2 + p2c2 = g2 + p2g1 + p2p1g0 + p2p1p0c0$$

$$s2 \implies 4t$$

$$c4 = g3 + p3c3 = g3 + p3g2 + p3p2g1 + p3p2p1g0 + p3p2p1p0c0$$

$$s3 \implies 4t$$

$$c4 \implies 3t$$

$$s0 \rightarrow 2t$$

 $c1 = g0 + p0c0 \rightarrow 3t$
 $s1 \rightarrow 4t$

Somador carry-lookahead FANIN =3

$$c2 = g1 + p1g0 + p1p0c0 \rightarrow 3t$$


$$s2 \rightarrow 4t$$

$$c3 = g2 + p2g1 + p2p1g0 + p2p1p0c0 \rightarrow 4t$$


pi e g1 \rightarrow 1t
 $p2p1g0, r = p2p1p0 \rightarrow 2t$
 $p2p1p0c0, g2 + p2g1 + p2p1g0 \rightarrow 3t$
Or final \rightarrow 4t
 $s3 \rightarrow 5t$

c4 = g3 + p3g2 +p3p2g1 + p3p2p1g0 + p3p2p1p0c0
$$\rightarrow$$
 4t
1t para pi e gi
2t ands (p3g2, p3p2g1, p3p2, p1g0, p3p2p1, p0c0)
3t g3 + p3g2 +p3p2g1; p3p2p1g0; p3p2p1p0c0
4t finalizo o OR;
c4 \rightarrow 4t


Somador carry-lookahead com ripple-carry entre blocos




Dois estágios de um somador carry-lookahead




Esquemático usando um módulo LPM adder/subtractor



Resultado da simulação de um módulo LPM adder/subtrator



Optimized for cost



Optimized for speed

Código VHDL para um full-adder

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY fulladd IS

PORT ( Cin, x, y : IN STD_LOGIC;

s, Cout : OUT STD_LOGIC);

END fulladd;

ARCHITECTURE LogicFunc OF fulladd IS

BEGIN

s <= x XOR y XOR Cin;

Cout <= (x AND y) OR (Cin AND x) OR (Cin AND y);

END LogicFunc;
```

Código VHDL para um somador de 4 bits

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY adder4 IS
    PORT (
             Cin
                           : IN
                                    STD LOGIC;
             x3, x2, x1, x0 : IN
                                    STD LOGIC;
             y3, y2, y1, y0 : IN
                                    STD LOGIC;
                                    STD LOGIC;
             s3, s2, s1, s0 : OUT
                           : OUT
                                    STD LOGIC);
             Cout
END adder4;
ARCHITECTURE Structure OF adder4 IS
    SIGNAL c1, c2, c3 : STD LOGIC;
    COMPONENT fulladd
         PORT (Cin, x, y : IN)
                                    STD LOGIC;
                  s, Cout : OUT
                                    STD LOGIC);
    END COMPONENT;
BEGIN
    stage0: fulladd PORT MAP (Cin, x0, y0, s0, c1);
    stage1: fulladd PORT MAP (c1, x1, y1, s1, c2);
    stage2: fulladd PORT MAP (c2, x2, y2, s2, c3);
    stage3: fulladd PORT MAP (c3, x3, y3, s3, c4);
```

END Structure;

Declaração de um Package

Usando um package para somador de 4 bits

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
USE work.fulladd package.all;
ENTITY adder4 IS
    PORT (Cin
                         : IN
                                 STD LOGIC;
            x3, x2, x1, x0 : IN
                                 STD LOGIC;
            y3, y2, y1, y0 : IN
                                 STD LOGIC;
            s3, s2, s1, s0 : OUT STD LOGIC;
                                 STD LOGIC);
            Cout
                  : OUT
END adder4;
ARCHITECTURE Structure OF adder4 IS
    SIGNAL c1, c2, c3 : STD LOGIC;
BEGIN
    stage0: fulladd PORT MAP (Cin, x0, y0, s0, c1);
    stage1: fulladd PORT MAP (c1, x1, y1, s1, c2);
    stage2: fulladd PORT MAP (c2, x2, y2, s2, c3);
    stage3: fulladd PORT MAP (
            Cin => c3, Cout => Cout, x => x3, y => y3, s
=> s3 );
END Structure;
```

Somador de 4 bits usando sinais multibit

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
USE work.fulladd package.all;
ENTITY adder4 IS
    PORT (Cin: IN
                            STD LOGIC;
           X, Y : IN
                            STD LOGIC VECTOR(3 DOWNTO 0);
              : OUT STD LOGIC VECTOR(3 DOWNTO 0);
                   : OUT STD LOGIC);
           Cout
END adder4;
ARCHITECTURE Structure OF adder4 IS
    SIGNAL C: STD LOGIC VECTOR(1 TO 3);
BEGIN
    stage0: fulladd PORT MAP ( Cin, X(0), Y(0), S(0), C(1) );
    stage1: fulladd PORT MAP ( C(1), X(1), Y(1), S(1), C(2) );
    stage2: fulladd PORT MAP ( C(2), X(2), Y(2), S(2), C(3) );
    stage3: fulladd PORT MAP ( C(3), X(3), Y(3), S(3), Cout );
END Structure;
```

Código VHDL code para um somador de 16-bit

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_signed.all;

ENTITY adder16 IS

PORT ( X, Y : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
S : OUT STD_LOGIC_VECTOR(15 DOWNTO 0));

END adder16;

ARCHITECTURE Behavior OF adder16 IS

BEGIN
S <= X + Y;

END Behavior;
```

Somador de 16-bit com carry e overflow


```
LIBRARY ieee;
USE ieee.std logic 1164.all;
USE ieee.std logic signed.all;
ENTITY adder 16 IS
   PORT (Cin
                           : IN
                                   STD LOGIC:
           X, Y
                           : IN
                                   STD LOGIC VECTOR(15 DOWNTO 0);
                                   STD LOGIC VECTOR(15 DOWNTO 0);
                         : OUT
                                   STD LOGIC);
           Cout, Overflow : OUT
END adder16;
ARCHITECTURE Behavior OF adder16 IS
    SIGNAL Sum : STD LOGIC VECTOR(16 DOWNTO 0);
BEGIN
    Sum \le (0' \& X) + Y + Cin;
    S \leq Sum(15 DOWNTO 0);
   Cout \leq Sum(16);
    Overflow \leq Sum(16) XOR X(15) XOR Y(15) XOR Sum(15);
END Behavior;
```

Use of the arithmetic Uso de package com circuito aritmético


```
LIBRARY ieee;
USE ieee.std logic 1164.all;
USE ieee.std_logic_arith.all;
ENTITY adder16 IS
    PORT (Cin
                           : IN
                                    STD LOGIC;
           X, Y
                                    SIGNED(15 DOWNTO 0);
                  : IN
           S
                                    SIGNED(15 DOWNTO 0);
                        : OUT
                                    STD LOGIC);
           Cout, Overflow : OUT
END adder16;
ARCHITECTURE Behavior OF adder16 IS
    SIGNAL Sum : SIGNED(16 DOWNTO 0);
BEGIN
    Sum \le (0' \& X) + Y + Cin;
    S \leq Sum(15 DOWNTO 0);
    Cout \leq Sum(16);
    Overflow \leq Sum(16) XOR X(15) XOR Y(15) XOR Sum(15);
END Behavior;
```


Um somador de 16-bit adder usando sinais INTEGER

(b) Implemantação da multiplicação em hardware




(a) Structure of the circuit






(a) Structure of the circuit




Multiplicação de números sinalizados




(a) Positive multiplicand


Multiplicação de números sinalizados



(b) Negative multiplicand

Padrão IEEE 754 standard número de ponto flutuante






$$N = (-1)^S \times 1, M \times 2^{exp}$$

Que número é na base 10 o número no padrão IEEE 754

0 10000011 1010000...00

$$N = (-1)^0 \times 1,10100 \times 2^4 = (1 + 0,101) \times 2^4 = 1,625 \times 16 = 26,0$$

$$\exp = 131 - 127 = 4$$



Código BCD – Binary Code Decimal

Decimal digit	BCD code
0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001

Adição em BCD

1001

10 0 1


10010


Exercício: Projetar um somador BCD de um dígito (blocos)

1.....

0101	1000
0110	_1001
1011	10001
0110	0110
1 0001	$\frac{10111}{1}$

Somador BCD de um dígito – diagrama de blocos






Circuito para um somador BCD de um dígito

Somador BCD de um dígito – código VHDL

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
USE ieee.std logic unsigned.all;
ENTITY BCD IS
    PORT (X, Y: IN STD LOGIC VECTOR(3 DOWNTO 0);
                   : OUT STD LOGIC VECTOR(4 DOWNTO 0));
END BCD;
ARCHITECTURE Behavior OF BCD IS
    SIGNAL Z : STD LOGIC VECTOR(4 DOWNTO 0);
    SIGNAL Adjust: STD LOGIC;
BEGIN
    Z \le (0' \& X) + Y;
    Adjust \leq= '1' WHEN Z > 9 ELSE '0';
    S \leq Z \text{ WHEN (Adjust = '0') ELSE } Z + 6;
END Behavior;
```

Simulação de um somador BCD de um dígito



Bit positions	Bit positions 654									
3210	000	001	010	011	100	101	110	111		
0000	NUL	DLE	SPACE	0	@	P	,	p		
0001	SOH	DC1	!	1	A	Q	\mathbf{a}	q		
0010	STX	DC2	"	2	В	R	b	r		
0011	ETX	DC3	#	3	\mathbf{C}	\mathbf{S}	c	S		
0100	EOT	DC4	\$	4	D	\mathbf{T}	d	t		
0101	ENQ	NAK	%	5	\mathbf{E}	\mathbf{U}	е	\mathbf{u}		
0110	ACK	SYN	&	6	\mathbf{F}	V	f	V		
0111	BEL	ETB	,	7	\mathbf{G}	W	\mathbf{g}	w		
1000	BS	CAN	(8	\mathbf{H}	\mathbf{X}	h	x		
1001	HT	EM)	9	Ι	Y	i	У		
1010	$_{ m LF}$	SUB	*	:	J	\mathbf{Z}	j	\mathbf{z}		
1011	VT	ESC	+	;	K	[k	{		
1100	\mathbf{FF}	FS	,	<	\mathbf{L}	\	1			
1101	CR	GS	-	=	\mathbf{M}]	\mathbf{m}	}		
1110	SO	RS	•	>	N	^	\mathbf{n}	~		
1111	SI	US	/	?	O	_	0	$_{ m DEL}$		
NUL	Null/Idle	SI				Shift in				
SOH	Start of h	DL	DLE			Data link escape				
STX	Start of text		DC	DC1-DC4		Device control				
ETX	End of text		NA	NAK			Negative acknowledgement			
EOT	End of transmitted		ed SY	SYN			Synchronous idle			
ENQ	Enquiry		ET	ETB		End of transmitted block				
ACQ	Acknowle	Acknowledgement		CAN		Cancel (error in data)				
BEL	Audible s	Audible signal		$\mathbf{E}\mathbf{M}$		End of medium				
BS	Back space		SU	SUB		Special sequence				
$_{ m HT}$	Horizontal tab		ES	ESC		Escape				
$_{ m LF}$	Line feed	FS	FS		File separator					
VT	Vertical t	Vertical tab GS				Group separator				
\mathbf{FF}	Form feed	RS	RS		Record separator					
CR	Carriage	$\overline{\mathrm{US}}$	$\overline{\mathrm{US}}$		Unit separator					
SO	Shift out DEL				Delete/Idle					

Bit positions of code format = 6 5 4 3 2 1 0

63