# Circuitos Lógicos e Organização de Computadores

Capítulo 7 – Flip-Flops e Circuitos Seqüenciais

Ricardo Pannain


pannain@unicamp.br

# Circuito Sequenciais


Circuito combinacional → saídas dependem apenas das entradas

Circuito sequencial → saídas dependem das entradas e do comportamento anterior do circuito


Exemplo - Controle de Sistema de Alarme




#### Elemento de memória simples




Elemento de memória com portas NOR




Elemento de memória controlado




#### Elemento de memória simples



Elemento de memória com portas NOR




Elemento de memória controlado




SET	RESET	Q
0	0	Q
0	1	0
1	0	1
1	1	Λ


#### Latch construído com portas NOR




# Latch construído com portas NOR



#### Latch SR com clock (gated)




# Latch SR com clock (gated)




Clk	S	R	Q(t + 1)
0	Х	х	Q(t) (sem alteração)
1	0	0	Q(t) (sem alteração)
1	0	1	0
1	1	0	1
1	1	1	х






(b) Tabela Verdade




(d) Símbolo Gráfico


# Latch SR Gated SR com portas NAND




#### Latch D Gated



#### Latch D Gated



Latch D Gated



Flip-Flop D Master-slave






Diagrama de tempo e o comportamento?????

Flip-Flop D Master-slave






(c) Símbolo Gráfico

CLK = 1 master armazena e slave não muda CLK = 0 master não muda e slave armazena


Sensível à borda de descida

Flip-Flop D sensível à borda de subida




Funcionamento?????

Flip-Flop D sensível à borda de subida




CLK MUDA PARA 1

# Temporização




- Setup time  $(T_{su}) \rightarrow$  tempo mínimo que D deve estar estável antes da subida do clock
- Hold time (T<sub>h</sub>)→ tempo mínimo que D deve ser mantido estável após a subida do clock
- T<sub>cQ</sub>: tempo até a saída Q mudar depois de uma borda de subida


#### Comparação de Flip-Flops D sensíveis a nivel e sensíveis a borda




#### Comparação de Flip-Flops D sensíveis a nivel e sensíveis a borda




Flip-Flop Master-slave tipo D com Clear e Preset




Flip-Flop D sensível à borda de subida com Clear e Preset




Flip-Flop D com reset síncrono




Flip-Flop tipo T (toogle)




Flip-Flop tipo T (toogle)



Flip-Flop JK




Flip-Flop JK



NA SUBIDA DO CLOCK

J	K	Qt+1
0	0	Qt
0	1	0
1	0	1
1	1	Q't

Flip-Flop JK




$$D = J \overline{Q} + \overline{K} Q$$

Je K  $\rightarrow$  entradas De controle

FFs SR e T juntos

J	K	Q(t+1)
0	0	Q(t)
0	1	0
1	0	1
1	1	$\overline{\mathbf{Q}}(\mathbf{t})$




(b) Tabela Verdade

(c) Símbolo Gráfico

# Registrador de deslocamento com entrada e saída serial

Registrador é um conjunto de n Flip-Flops




Funcionamento tempo ?????

$$In = 1011$$

# Registrador de deslocamento com entrada e saída serial

# Registrador é um conjunto de n Flip-Flops




# Funcionamento tempo ?????

1011  
t0 in = 1 
$$\rightarrow$$
q1 = 1  
t1 in = 0  $\rightarrow$  q1 = 0 q2 = 1  
t2 in = 1  $\rightarrow$  q1 = 1 q2 = 0 e q3 = 1  
t3 in = 1  $\rightarrow$  q1 = 1 q2 = 1 q3 = 0 q4 = 1  
 $\leftarrow$ 

# Registrador de deslocamento com entrada e saída serial


# Registrador é um conjunto de n Flip-Flops




In 
$$Q_1$$
  $Q_2$   $Q_3$   $Q_4$  = Out  $t_0$  1 0 0 0 0 0  $t_1$  0 1 0 0 0  $t_2$  1 0 1 0 0  $t_3$  1 1 0 1 0  $t_4$  1 1 1 0 1  $t_5$  0 1 1 1 0  $t_6$  0 0 1 1 1  $t_7$  0 0 0 1 1

(b) Exemplo de uma seqüência


# O que seria este circuito ?????????



Registrador de deslocamento com entrada paralela e serial e saída paralela




# Que circuito é este ?????????



(a) Circuito
Funcionamento tempo ?????

# Que circuito é este ?????????




(a) Circuito
Funcionamento tempo ?????


CLOCK		Q0	Q1	Q2
		0	0	0
	t0	1	0	0
	t1	0	1	0
	t2	1	1	0
	t3	0	0	1
	t4	1	0	1

Q'0	<b>Q</b> '1	Q'2
1	1	1
0	1	1
1	0	1
0	0	1
1	1	0
0	1	0

# Contadores Contador assíncrono de 3 bits crescente




### Que circuito é este ?????????



Funcionamento tempo ?????

CLOCK		Q0	Q1	Q2
		0	0	0
	t0	1	1	1
	t1	0	1	1
	t2	1	0	1
	t3	0	0	1
	t4			

#### Contador assíncronos de 3 bits decrescente




### Contador síncrono crescente de n bits


Clock cycle	$Q_2 Q_1 Q_0$	
0	0 0 0	- Q <sub>1</sub> muda
1	0 0 1	C <sub>2</sub> muda
2	0 1 0	
3	0 1 1	T0 = 1
4	1 0 0	T1 = Q0
5	1 0 1	T2 = Q0 Q1
6	1 1 0	T3 = Q0 Q1 Q2
7	1 1 1	$Tn = Q0 \ Q1 \dots Qn-1$
8	0 0 0	

Projetar um somador crescente de 4 bits


### Contador síncrono de quatro-bits crescente





#### Inclusão de sinais de enable e clear




Sinais de enable e clear síncronos ou assíncronos?








Que circuito é este ?????????




Contador síncrono de 4 bits com entrada paralela


## Projetar contador crescente modulo-6 com reset síncrono utilizando o contador de entrada paralela de 3 bits



#### Contador crescente modulo-6 com reset síncrono




#### Contador modulo-6 com reset assíncrono




## Projetar um contador BCD de 2 dígitos

O que fazer ????? Ο θυε φαζερ ?????

## Contador BCD de 1 dígito



#### Contador BCD de 2 dígitos



## Código para um latch D com clock

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY latch IS
   PORT ( D, Clk : IN STD_LOGIC ;
             : OUT STD_LOGIC);
END latch;
ARCHITECTURE Behavior OF latch IS
BEGIN
   PROCESS (D, Clk)
   BEGIN
       IF C1k = '1' THEN
          Q \leq D;
       END IF;
   END PROCESS;
END Behavior;
```

## Código para um FF D sensível a borda de subida

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY flipflop IS
    PORT ( D, Clock : IN STD_LOGIC;
              : OUT STD_LOGIC);
END flipflop;
ARCHITECTURE Behavior OF flipflop IS
BEGIN
    PROCESS (Clock)
    BEGIN
       IF Clock'EVENT AND Clock = '1' THEN
           Q \leq D;
       END IF;
    END PROCESS;
END Behavior;
```

## Código para um FF D sensível a borda de subida – WAIT...UNTIL

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY flipflop IS
    PORT ( D, Clock : IN STD_LOGIC ;
              : OUT STD_LOGIC);
END flipflop;
ARCHITECTURE Behavior OF flipflop IS
BEGIN
   PROCESS
    BEGIN
        WAIT UNTIL Clock'EVENT AND Clock = '1';
       Q \leq D;
    END PROCESS;
END Behavior;
```

## Código para um FF D sensível a borda de subida reset assíncrono

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY flipflop IS
    PORT ( D, Resetn, Clock : IN STD_LOGIC;
                       : OUT STD_LOGIC);
END flipflop;
ARCHITECTURE Behavior OF flipflop IS
BEGIN
    PROCESS (Resetn, Clock)
    BEGIN
        IF Resetn = '0' THEN
            Q \le '0';
        ELSIF Clock'EVENT AND Clock = '1' THEN
            Q \leq D;
        END IF;
    END PROCESS;
END Behavior;
```

## Código para um FF D sensível a borda de subida reset síncrono

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY flipflop IS
    PORT ( D, Resetn, Clock : IN STD_LOGIC;
                            : OUT STD LOGIC);
            Q
END flipflop;
ARCHITECTURE Behavior OF flipflop IS
BEGIN
    PROCESS
    BEGIN
        WAIT UNTIL Clock'EVENT AND Clock = '1';
        IF Resetn = '0' THEN
            Q \le '0';
        ELSE
            O \leq D:
        END IF;
    END PROCESS;
END Behavior;
```

## Código para um registrador de 8 bits com clear assíncrono

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY reg8 IS
    PORT ( D
                                 STD LOGIC VECTOR(7 DOWNTO 0);
                          : IN
            Resetn, Clock
                         : IN
                                 STD LOGIC;
                          : OUT STD LOGIC VECTOR(7 DOWNTO 0));
            Q
END reg8;
ARCHITECTURE Behavior OF reg8 IS
BEGIN
    PROCESS (Resetn, Clock)
    BEGIN
        IF Resetn = '0' THEN
           Q \le "000000000";
        ELSIF Clock'EVENT AND Clock = '1' THEN
           Q \leq D;
        END IF;
    END PROCESS;
END Behavior;
```

## Código para um registrador de n bits com clear assíncrono

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY regn IS
    GENERIC ( N : INTEGER := 16 );
    PORT (D
                        : IN
                                STD LOGIC VECTOR(N-1 DOWNTO 0);
            Resetn, Clock: IN STD LOGIC;
                        : OUT
                                STD LOGIC VECTOR(N-1 DOWNTO 0));
END regn;
ARCHITECTURE Behavior OF regn IS
BEGIN
    PROCESS (Resetn, Clock)
    BEGIN
        IF Resetn = '0' THEN
            Q \leq (OTHERS \Rightarrow '0');
        ELSIF Clock'EVENT AND Clock = '1' THEN
            O \leq D:
        END IF;
    END PROCESS;
END Behavior;
                                                                  57
```

## Código para um FF D com um MUX 2:1 na entrada D

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY muxdff IS
    PORT ( D0, D1, Sel, Clock : IN STD_LOGIC;
                            : OUT STD_LOGIC);
END muxdff;
ARCHITECTURE Behavior OF muxdff IS
BEGIN
    PROCESS
    BEGIN
        WAIT UNTIL Clock'EVENT AND Clock = '1';
        IF Sel = '0' THEN
            Q \leq D0;
        ELSE
            Q \leq D1;
        END IF;
    END PROCESS;
END Behavior;
```

#### Código hierárquico para um registrador de deslocamento de 4 bits

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY shift4 IS
    PORT (R
                        : IN
                                    STD LOGIC VECTOR(3 DOWNTO 0);
            L, w, Clock : IN
                                    STD LOGIC;
                                    STD LOGIC VECTOR(3 DOWNTO 0));
                        : BUFFER
END shift4;
ARCHITECTURE Structure OF shift4 IS
    COMPONENT muxdff
        PORT (D0, D1, Sel, Clock: IN
                                        STD LOGIC;
                                        STD LOGIC);
                                : OUT
                Q
    END COMPONENT;
BEGIN
    Stage3: muxdff PORT MAP (w, R(3), L, Clock, Q(3));
    Stage2: muxdff PORT MAP ( Q(3), R(2), L, Clock, Q(2) );
    Stage1: muxdff PORT MAP (Q(2), R(1), L, Clock, Q(1));
    Stage0: muxdff PORT MAP (Q(1), R(0), L, Clock, Q(0));
END Structure;
```

### Código alternativo para um registrador de deslocamento de 4 bits

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY shift4 IS
    PORT (R
                     : IN
                                STD LOGIC VECTOR(3 DOWNTO 0);
            Clock : IN
                                STD LOGIC;
                                STD LOGIC;
            L, w : IN
                                STD_LOGIC_VECTOR(3 DOWNTO 0) );
            Q
                  : BUFFER
END shift4;
ARCHITECTURE Behavior OF shift4 IS
BEGIN
    PROCESS
    BEGIN
        WAIT UNTIL Clock'EVENT AND Clock = '1';
        IF L = '1' THEN
            O \leq R:
        ELSE
            Q(0) \le Q(1);
            Q(1) \le Q(2);
            Q(2) \le Q(3);
            Q(3) \le w;
        END IF;
    END PROCESS;
END Behavior;
```

60

## Código para um registrador de deslocamento (esquerda para a direita) de n bits

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY shiftn IS
    GENERIC ( N : INTEGER := 8 );
                     : IN
                                STD LOGIC VECTOR(N-1 DOWNTO 0);
    PORT (
            R
            Clock : IN
                                STD LOGIC;
            L, w : IN
                                STD LOGIC;
                     : BUFFER
                                STD LOGIC VECTOR(N-1 DOWNTO 0));
             O
END shiftn;
ARCHITECTURE Behavior OF shiftn IS
BEGIN
    PROCESS
    BEGIN
        WAIT UNTIL Clock'EVENT AND Clock = '1';
        IF L = '1' THEN
            Q \leq R:
        ELSE
             Genbits: FOR i IN 0 TO N-2 LOOP
                 Q(i) \le Q(i+1);
             END LOOP;
             Q(N-1) \le w;
        END IF;
    END PROCESS;
END Behavior;
```


#### Código para um contador cresecente de 4 bits

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
USE ieee.std_logic_unsigned.all;
ENTITY upcount IS
    PORT (Clock, Resetn, E: IN STD LOGIC;
                             : OUT STD LOGIC VECTOR (3 DOWNTO 0));
             Q
END upcount;
ARCHITECTURE Behavior OF upcount IS
    SIGNAL Count : STD_LOGIC_VECTOR (3 DOWNTO 0) ;
BEGIN
    PROCESS (Clock, Resetn)
    BEGIN
         IF Resetn = '0' THEN
             Count <= "0000";
         ELSIF (Clock'EVENT AND Clock = '1') THEN
             IF E = '1' THEN
                  Count \le Count + 1;
             ELSE
                  Count <= Count;
             END IF;
         END IF;
    END PROCESS;
    Q \leq Count;
END Behavior;
```


#### Contador de 4 bits com carga paralela, usando sinais INTEGER

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY upcount IS
    PORT (
                              : IN
             R
                                         INTEGER RANGE 0 TO 15;
             Clock, Resetn, L
                             : IN
                                          STD LOGIC;
             Q
                              : BUFFER
                                         INTEGER RANGE 0 TO 15);
END upcount;
ARCHITECTURE Behavior OF upcount IS
BEGIN
    PROCESS (Clock, Resetn)
    BEGIN
         IF Resetn = '0' THEN
             Q <= 0;
         ELSIF (Clock'EVENT AND Clock = '1') THEN
              IF L = '1' THEN
                  Q \leq R;
              ELSE
                  Q \le Q + 1;
              END IF;
         END IF;
    END PROCESS;
END Behavior;
```


## Sistema digital com k registradores



### Conexão dos registradoes ao barramento



Sistema digital com 3 registradores- Projetar o cicuito de controle para executar a troca entre o conteúdo de 2




## Circuito de controle deve gerar sinais que façam:

- $R3 \leftarrow R2$
- $R2 \leftarrow R1$
- $R1 \leftarrow R3$


Portanto gerar, em cada ciclo de clock:

- $T1 \rightarrow R3in, R2out$
- $T2 \rightarrow R2in$ , R1out
- $T3 \rightarrow R1in, R3out$


#### Circuito de controle com um shift-register



# Usando multiplexadores para implementação de um barramento




Sistema digital implementa um processador simples



### Operações executadas pelo processador

Operation	Function performed	
Load $Rx, Data$	$Rx \leftarrow Data$	
Move $Rx, Ry$	$Rx \leftarrow [Ry]$	
Add Rx, Ry	$Rx \leftarrow [Rx] + [Ry]$	
Sub $Rx, Ry$	$Rx \leftarrow [Rx] - [Ry]$	

## Sistema digital implementa um processador simples



Operation	Function performed	
Load $Rx, Data$	$Rx \leftarrow Data$	
Move $Rx, Ry$	$Rx \leftarrow [Ry]$	
Add Rx, Ry	$Rx \leftarrow [Rx] + [Ry]$	
Sub $Rx, Ry$	$Rx \leftarrow [Rx] - [Ry]$	

MOVE RX,RY

T1 → RYout,RXin, Done

LOAD RX,RY

 $T1 \rightarrow Extern, RXin, Done$ 

ADD RX,RY

 $T1 \rightarrow RXout, Ain,$ 

T2→ Ryout, AddSub=0,Gin

 $T3 \rightarrow$  Gout, RXin, Done

SUB RX,RY

 $T1 \rightarrow RXout, Ain,$ 

T2→ Ryout, AddSub=1,Gin

T3→ Gout, RXin, Done

#### Valores dos sinais de controle para cada operação/time step

	$T_1$	$T_2$	$T_3$
(Load): $I_0$	Extern, $R_{in} = X$ ,		
	Done		
(Move): $I_1$	$R_{in} = X, R_{out} = Y,$		
	Done		
(Add): $I_2$	$R_{out} = X, A_{in}$	$R_{out} = Y, G_{in},$	$G_{out}, R_{in} = X,$
		AddSub = 0	Done
(Sub): $I_3$	$R_{out} = X, A_{in}$	$R_{out} = Y, G_{in},$	$G_{out}, R_{in} = X,$
		AddSub = 1	Done