SKILL Development of Parameterized Cells

Version 5.1.41

Lecture Manual **October 15, 2004**

cadence

© 1990-2004 Cadence Design Systems, Inc. All rights reserved.
Printed in the United States of America.

Cadence Design Systems, Inc., 555 River Oaks Parkway, San Jose, CA 95134, USA

Cadence Trademarks

1st Silicon Success®
Allegro®
Assura™
BlackTie®
BuildGates®
Cadence® (brand and logo)
CeltIC™
ClockStorm®
CoBALT™
Concept®
Conformal®
Connections®
Design Foundry®
Diva®
Dracula®
Encounter™
Fire & Ice®
First Encounter®
FormalCheck®
HDL-ICE®
Incisive™
IP Gallery™
Nano Encounter™
NanoRoute™
NC-Verilog®
OpenBook® online documentation library
Orcad®
Orcad Capture®
Orcad Layout®
PacifIC™
Palladium™
Pearl®
PowerSuite™
PSpice®
QPlace®
Quest®
SeismIC™
SignalStorm®
Silicon Design Chain™
Silicon Ensemble®
SoC Encounter™
SourceLink® online customer support
SPECCTRA®
SPECCTRAQuest®
Spectre®
TtME®
UltraSim®
Verifault-XL®
Verilog®
Virtuoso®
VoltageStorm®

Other Trademarks

All other trademarks are the exclusive property of their respective owners.

Confidentiality Notice

No part of this publication may be reproduced in whole or in part by any means (including photocopying or storage in an information storage/retrieval system) or transmitted in any form or by any means without prior written permission from Cadence Design Systems, Inc. (Cadence).

Information in this document is subject to change without notice and does not represent a commitment on the part of Cadence. The information contained herein is the proprietary and confidential information of Cadence or its licensors, and is supplied subject to, and may be used only by Cadence's customer in accordance with, a written agreement between Cadence and its customer. Except as may be explicitly set forth in such agreement, Cadence does not make, and expressly disclaims, any representations or warranties as to the completeness, accuracy or usefulness of the information contained in this document. Cadence does not warrant that use of such information will not infringe any third party rights, nor does Cadence assume any liability for damages or costs of any kind that may result from use of such information.

RESTRICTED RIGHTS LEGEND Use, duplication, or disclosure by the Government is subject to restrictions as set forth in subparagraph (c)(1)(ii) of the Rights in Technical Data and Computer Software clause at DFARS 252.227-7013.

UNPUBLISHED This document contains unpublished confidential information and is not to be disclosed or used except as authorized by written contract with Cadence. Rights reserved under the copyright laws of the United States.

Table of Contents
SKILL Development of Parameterized Cells

Module 1 Introduction to Parameterized Cells

Course Objectives 1-3
Audience 1-5
Agenda 1-7
Curriculum Planning 1-11
Product Documentation 1-13
Customer Support 1-15
What Is a Parameterized Cell? 1-17
Creating a Pcell 1-19
Advantages of SKILL Pcells 1-21
Pcell Example 1-23
Pcell Layout Examples 1-25
SKILL Pcells and Relative Object Design 1-27

Module 2 Introduction to Relative Object Design

Module Objectives 2-3
What Is Relative Object Design? 2-5
Why Relative Object Design? 2-7
ROD Concepts 2-9
Named Objects 2-11
Named Object Example 2-13
Accessing an Object Without ROD 2-15
Object Handles 2-17
System-Defined Handles 2-19
User-Defined Handles 2-21
Object Alignment 2-23
Connectivity 2-25
Creating Nets and Pins Without ROD 2-27
Multipart Paths 2-29
Multipart Path Example: Bus 2-31
Multipart Path Example: Guard-Ring 2-33
ROD Object ID 2-35
ROD Object Structure 2-37
ROD Object Structure Example 2-39
Example: Accessing Handles 2-41

Creating ROD Objects 2-43
Creating Multipart Paths 2-45
Lab Overview 2-47

Module 3 Exploring Relative Object Design

Module Objectives 3-3
Handles for Width and Length 3-5
Multipart Path Bounding Boxes 3-7
Path and Polygon Segments 3-9
Rectangle Segments 3-11
Segment Point Handles 3-13
Polygon Segment Point Handles 3-15
Segment Point Handles for Paths 3-17
Point Handles for Multisegment Paths 3-19
Point Handles for Extended-Type Paths 3-21
Segment Length Handles 3-23
Segment Length Handles for Multisegment Paths 3-25
Relative Object Design Functions 3-27
rodCreateRect 3-29
rodCreateRect ?subRectArray Option 3-31
rodCreatePolygon 3-33
rodCreatePath 3-35
rodCreatePath: Master Path Arguments 3-37
rodCreatePath with Offset Subpath 3-39
rodCreatePath with Enclosed Subpath 3-41
rodCreatePath with Subrectangles 3-43
ROD Connectivity Arguments 3-45
Creating Objects from Other Objects 3-47
rodAlign 3-49
Lab Overview 3-51

Module 4 Creating and Using SKILL Parameterized Cells

Module Objectives 4-3
How Pcells Function 4-5
Defining Parameter Values 4-7
Creating a SKILL Pcell 4-9
pcDefinePCell Syntax 4-11
Using the pcCellView Variable 4-13
SKILL Pcell Example 4-15

Using the SKILL Operator ~> with Pcells 4-17
Creating Instances Within Pcells 4-19
Accessing Technology File Data 4-21
Safety Rules for Creating SKILL Pcells 4-23
Supported SKILL Functions for Pcells 4-25
What to Avoid When Creating Pcells 4-27
Debugging Pcells 4-31
Pcell Debugging Techniques 4-33
Incremental Composition 4-35
Interactive Trials 4-37
Visibility by Global Variables 4-39
Visibility by Labels 4-41
Lab Overview 4-43

Module 5 Going Further with SKILL Pcells

Module Objectives 5-3
Using Component Description Format 5-5
CDF Example 5-7
Parameter Precedence 5-9
Adding CDF Parameters 5-11
Stretchable Pcells 5-13
Example: rodAssignHandleToParameter 5-15
Interactive Feedback 5-17
Controlling Parameter Values 5-19
Lab Overview 5-21
Sample Pcells 5-23
Concepts in Sample Pcells 5-25
Pcell Code Encapsulation 5-27
Advantages of Code Encapsulation 5-29
Disadvantages of Code Encapsulation 5-31
Automatic Abutment in Virtuoso XL 5-33
Abutment Requirements 5-35
Abutment Automatic Spacing in Virtuoso XL 5-37
Setting Up Cells for Abutment 5-39
Abutment Function 5-41
Abutment Function Return Values 5-43
Auto-Abutment Action Sequence 5-45
Auto-Abutment Process 5-47
Abutment Facts 5-49
Abutment Fiction 5-51

Multiple Abutment Pins 5-53
Lab Overview 5-55

Module 6 Creating and Using Qcells (Optional)

Module Objectives 6-3
Qcell Overview 6-5
Qcell and Pcell Comparison 6-7
Qcell Functionality 6-9
Defining and Installing Qcells—Overview 6-11
Qcell cdsMos—Layers 6-13
Qcell cdsVia—Layers 6-21
Qcell Guard-Ring—Overview 6-27
Qcell Guard-Ring—Rules 6-31
Qcell Guard-Ring—Parameter Defaults 6-33
Qcell—Rules Browser 6-35
Qcell—View Device Configuration 6-37
Qcells—Create Device 6-39
Qcells—Create Guard-Ring 6-41
Editing Placed Qcells 6-43
Lab Overview 6-47

Appendix A Technology File and Translator Information

Module Objectives A-3
DFII Technology Files—Controls A-5
DFII Technology Files—layerRules A-7
DFII Technology Files—physicalRules A-11
DFII Technology Files—electricalRules A-15
DFII Technology File—Devices A-17
DFII Technology File—lxRules A-23
DFII Technology File—lxRules—MPPs A-27
VCAR Rules A-33
VCAR Rules—Layers A-35
VCAR Rules—Layers Example A-37
VCAR Rules—Vias A-39
VCAR Rules—Via Example A-41
VCAR Rules—Equivalent Layers A-43
VCAR Rules—Boundary Layers A-45
VCAR Rules—Scopes A-47
VCAR Rules—Scopes Example A-49

VCAR Rules—Keepouts..... A-51
VCAR Rules—Keepouts Example A-55
VCAR Rules—Conductors A-57
VCAR Rules—Conductors Example A-59