SKILL Development of Parameterized Cells

Version 5.1.41

Lab Manual

October 15, 2004



 $\hbox{@ }1990\mbox{-}2004$ Cadence Design Systems, Inc. All rights reserved.

Printed in the United States of America.

Cadence Design Systems, Inc., 555 River Oaks Parkway, San Jose, CA 95134, USA

Cadence Trademarks

1st Silicon Success® First Encounter®
Allegro® FormalCheck®
AssuraTM HDL-ICE®
BlackTie® IncisiveTM
BuildGates® IP GalleryTM
Cadence® (brand and logo) Nano EncounterTM

CeltICTM NanoRouteTM
ClockStorm® NC-Verilog®

ClockStorm® NC-Verilog® SourceLink® online customer support
CoBALTTM OpenBook® online documentation library SPECCTRA®
Concept® Orcad® SPECCTRAQuest®

OPlace®

 $SeismIC^{TM}$

Spectre®

UltraSim®

Verilog®

Virtuoso®

Verifault-XL®

VoltageStorm®

TtME®

SignalStorm®

Silicon Design ChainTM

Silicon Ensemble®

SoC EncounterTM

Quest®

Concept[®] Orcad® Conformal® Orcad Capture® Connections® Orcad Layout® PacifICTM Design Foundry® Diva® PalladiumTM Dracula® Pearl® EncounterTM PowerSuiteTM Fire & Ice® PSpice®

Other Trademarks

All other trademarks are the exclusive property of their respective owners.

Confidentiality Notice

No part of this publication may be reproduced in whole or in part by any means (including photocopying or storage in an information storage/retrieval system) or transmitted in any form or by any means without prior written permission from Cadence Design Systems, Inc. (Cadence).

Information in this document is subject to change without notice and does not represent a commitment on the part of Cadence. The information contained herein is the proprietary and confidential information of Cadence or its licensors, and is supplied subject to, and may be used only by Cadence's customer in accordance with, a written agreement between Cadence and its customer. Except as may be explicitly set forth in such agreement, Cadence does not make, and expressly disclaims, any representations or warranties as to the completeness, accuracy or usefulness of the information contained in this document. Cadence does not warrant that use of such information will not infringe any third party rights, nor does Cadence assume any liability for damages or costs of any kind that may result from use of such information.

RESTRICTED RIGHTS LEGEND Use, duplication, or disclosure by the Government is subject to restrictions as set forth in subparagraph (c)(1)(ii) of the Rights in Technical Data and Computer Software clause at DFARS 252.227-7013.

UNPUBLISHED This document contains unpublished confidential information and is not to be disclosed or used except as authorized by written contract with Cadence. Rights reserved under the copyright laws of the United States.

Table of Contents SKILL Development of Parameterized Cells

Module 1	Introduction to Parameterized Cells	
Lab 1-1	No Labs for this Module	1-1
Module 2	Introduction to Relative Object Design	
Lab 2-1	Creating Aligned Rectangles	2-4
	Start a Design Framework II Session	2-4
	Create Your First ROD Rectangle	2-4
	Create Your First Alignment Between ROD Objects	2-6
	Create a Collection of Prealigned Rectangles	
Lab 2-2	Using ROD in a SKILL Procedure	2-10
	Define the Transistor Generation Procedure	2-10
	Create a P-Type Transistor Using tran	2-10
	Create an N-Type Transistor Using tran	2-12
Lab 2-3	Using ROD to Create a Cell	2-14
	Examine the Existing Layout	2-14
	Create and Connect the Input Pin	2-15
	Create and Connect the Output Pin	2-15
Lab 2-4	Creating ROD Objects Interactively	2-17
	Load the Guard-ring Code	2-17
	Digitize a Guard-ring	2-18
	Create a ROD Rectangle Interactively	2-19
	Create a ROD Path Interactively	2-23
	Create a ROD Multipart Path Interactively (Virtuoso XL Only)	2-26
	Saving the Guard-ring Template	2-32
	Prepare for the Next Lab	2-33

Module 3	Exploring Relative Object Design	
Lab 3-1	Investigating ROD Object Structure	3-2
	Start a Design Framework II Session	3-2
	Create and Examine a ROD Rectangle	3-2
	Create and Examine a Rectangle Array	3-4
	Create and Examine a ROD Polygon	3-5
	Create and Examine a Simple Path	3-8
	Create and Examine a Multipart Path	3-10
	Create and Examine Shapes with Connectivity	3-13
	Create a User Handle	3-15
Lab 3-2	Creating ROD Objects from Other ROD Objects	3-17
Module 4	Creating and Using SKILL Parameterized Cells	
Lab 4-1	Creating a Simple SKILL Pcell	4-3
	Start a Design Framework II Session	4-3
	Create a Simple Pcell	4-4
	Instantiate and Test the Pcell	4-5
	Add a Parameter to the Pcell	4-6
	Test the Layer Parameter	4-7
	Prepare for the Next Section	4-7
Lab 4-2	Creating an Elementary Transistor Structure	4-8
	Test the Pcell	
	Prepare for the Next Lab.	4-11
Lab 4-3	Adding Source and Drain Connections Using Multipart Paths	4-10
Lau 4 -3	Add Connectivity to the Gate Stripe	
	Complete the Drain Connection	
	Examine the Connection Alignment	
	Test the Pcell	
	Prepare for the Next Section	
Lab 4-4	Multipart Path Transistor	4-17
240 1 1	Complete the Master Path Specification	
	Complete the Definition of the Diffusion Subpath	
	Complete the Definition of the Source and Drain Connection Subpaths	
	Test and Examine the Pcell	
	Prepare for the Next Section	
Lab 4-5	Experimenting with Process Independence	4-24

Module 5	Going Further with SKILL Pcells	
Lab 5-1	Pcell Hierarchy	5-3
	Start a Design Framework II Session	5-3
	Define and Examine the Transistor Cell	5-4
	Create and Examine Instances of the <i>tran</i> Cell	5-6
	Investigate ROD Points in a Hierarchy	5-8
Lab 5-2	Using ROD Points in Hierarchy	
	Examine the Source Code	5-14
	Align the Transistor to the Supply Rail	5-15
	Add Gate and Drain Connections	5-19
	Examine Other Structures Comprising the Inverter	5-22
	Compile and Test the Inverter Cell	5-24
Lab 5-3	Adding a CDF Parameter to the Inverter Cell	5-25
	Examine the Source Code for the Inverter CDF	5-25
	Create and Experiment with the Inverter CDF	5-26
Lab 5-4	Pcell Stretch Handles	5-28
	Complete the Stretch Handle Example	5-28
	Compile and Test the Rectangle Cell	5-29
	Add Visual Feedback to the Stretch Handles	5-32
	Compile and Test the Feedback Display	5-33
	Controlling Parameter Stretches	5-33
	Compile and Test the Parameter Control	5-34
Lab 5-5	Auto-Abutment for Virtuoso XL	5-36
	Start a Design Framework II Session	5-36
	Experiment with Automatic Abutment	5-38
	Investigating the Abutment Function	5-43
	Abutment with Varied Transistor Widths and Additional Connectivity	5-47
Module 6	Creating and Using Qcells (Optional)	
Lab 6-1	Installing cdsMos Qcells	6-1
	Starting the Cadence Software	
	Installing the PMOS cdsMos Qcell	
	Installing the NMOS cdsMos Qcell	
	Verifying the <i>pmos_qcell</i> and <i>nmos_qcell</i> views	
Lab 6-2	Installing cdsVia Qcells	6-12

Lab 6-3	Installing Guard-Ring Qcells	6-16
	Evaluating the Substrate Tie Qcell	6-16
Lab 6-4	Creating Devices	6-21
	Solution to the NMOS Device Chain Problem: Right Side	6-25
Lab 6-5	Editing Devices	6-26
Арр. А	Selected Source Code	
	step1.il: Creating a Simple SKILL Pcell	A-1
	step4.il: Creating a Multipart Path Transistor	A-3
	tran.il: Defining and Examining the Transistor Cell	A-7
	inv3.il: Using ROD Points in Hierarchy	A-12
	invCDF.il: Adding a CDF Parameter to the Inverter Cell	A-22
	ExConnect.il: Establishing Connectivity for PCell Testing	A-25
Арр. В	Lab: Using a SKILL GUI to View All Pcells in a Library	
Lab B-1	Using a SKILL GUI to View All Pcells in a Library	
	Starting a Design Framework II Session	
	Loading and Running the SKILL GUI	B-1